SDRAM Device Operations

^{*} Samsung Electronics reserves the right to change products or specification without notice.



A. MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	BA ₀ ~ BA ₁	$An \sim A10/AP$	A 9	A 8	A7	A6	A 5	A4	Аз	A2	A 1	A ₀
Function	RFU	RFU	W.B.L	Т	TM		AS Laten	су	BT	В	urst Lengt	h

	Test Mode			CAS	Laten	су	Bu	rst Type	Burst Length				
A8	A7	Туре	A ₆	A 5	A4	Latency	Аз	Туре	A2	A 1	A ₀	BT = 0	BT = 1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1
0	1	Reserved	0	0	1	Reserved	1	Interleave	0	0	1	2	2
1	1 0 Reserved		0	1	0	2			0	1	0	4	4
1	1	Reserved	0	1	1	3			0	1	1	8	8
	Write	Burst Length	1	0	0	Reserved			1	0	0	Reserved	Reserved
A 9		Length	1	0	1	Reserved			1	0	1	Reserved	Reserved
0	0 Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved
1		Single Bit	1	1	1	Reserved			1	1	1	Full Page	Reserved

* Full Page Length 16Mb: x16 (256)

64Mb: x4 (1024), x8 (512), x16 (256), x32 (256)

128Mb: x4 (2048), x8 (1024), x16 (512) 256Mb: x4 (2048), x8 (1024), x16 (512)

Note: 1. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.

2. RFU (Reserved for future use) should stay "0" during MRS cycle.

B. POWER UP SEQUENCE

- 1. Apply power to VDD and VDDQ simultaneously . And start clock.
- 2. Attempt to maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
- 3. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 4. Issue precharge commands for all banks of the devices.
- 5. Issue 2 or more auto-refresh commands.
- 6. Issue a mode register set command to initialize the mode register.
 - cf.) Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

Note: 1. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.

2. RFU (Reserved for future use) should stay "0" during MRS cycle.

C. BURST SEQUENCE

1. BURST LENGTH = 4

Initial A	Address		Seau	ential		Interleave					
A1	A ₀		1								
0	0	0	1	2	3	0	1	2	3		
0	1	1	2	3	0	1	0	3	2		
1	0	2	3	0	1	2	3	0	1		
1	1	3	0	1	2	3	2	1	0		

2. BURST LENGTH = 8

In	itial Addr	ess				Sogn	ential				Interleave							
A2	A 1	A ₀				oequ	Cilliai				interleave							
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

D. DEVICE OPERATIONS

ADDRESSES of 16Mb

BANK ADDRESSES (BA)

: In case x 16

This SDRAM is organized as two independent banks of 524,288 words x 16 bits memory arrays. The BA input is latched at the time of assertion of \overline{RAS} and \overline{CAS} to select the bank to be used for the operation. The bank select BA is latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0 ~ A10/AP)

: In case x 16

The 19 address bits are required to decode the 524,288 word locations are multiplexed into 11 address input pins (A0 ~ A10/AP). The 11 bit row addresses are latched along with \overline{RAS} and BA during bank activate command. The 8 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA during read or write command.

ADDRESSES of 64Mb

BANK ADDRESSES (BA0 ~ BA1)

: In case x 4

This SDRAM is organized as four independent banks of 4,194,304 words x 4 bits memory arrays. The BA0 \sim BA1 inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA0 \sim BA1 are latched at bank active, read, write, mode register set and precharge operations.

: In case x 8

This SDRAM is organized as four independent banks of 2,097,152 words x 8 bits memory arrays. The BA0 \sim BA1 inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA0 \sim BA1 are latched at bank active, read, write, mode register set and precharge operations.

: In case x 16

This SDRAM is organized as four independent banks of 1,048,576 words x 16 bits memory arrays. The $BA_0 \sim BA_1$ inputs are latched at the time of assertion of \overline{RAS} and \overline{CAS} to select the bank to be used for the operation. The bank addresses $BA_0 \sim BA_1$ are latched at bank active, read, write, mode register set and precharge operations.

ADDRESSES of 64Mb (Continued)

BANK ADDRESSES (BA0 ~ BA1)

: In case x 32

This SDRAM is organized as four independent banks of 524,288 words x 32 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0 ~ A11)

: In case x 4

The 22 address bits are required to decode the 4,194,304 word locations are multiplexed into 12 address input pins (A0 \sim A11). The 12 bit row addresses are latched along with \overline{RAS} and BA0 \sim BA1 during bank activate command. The 10 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA0 \sim BA1 during read or write command.

: In case x 8

The 21 address bits are required to decode the 2,097,152 word locations are multiplexed into 12 address input pins (A0 \sim A11). The 12 bit row addresses are latched along with \overline{RAS} and BA0 \sim BA1 during bank activate command. The 9 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA0 \sim BA1 during read or write command.

: In case x 16

The 20 address bits are required to decode the 1,048,576 word locations are multiplexed into 12 address input pins (A0 \sim A11). The 12 bit row addresses are latched along with \overline{RAS} and BA0 \sim BA1 during bank activate command. The 8 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA0 \sim BA1 during read or write command.

ADDRESS INPUTS (A0 ~ A10)

: In case x 32

The 19 address bits are required to decode the 524,288 word locations are multiplexed into 11 address input pins (Ao \sim A10). The 11 bit row addresses are latched along with \overline{RAS} and BA0 \sim BA1 during bank activate command. The 8 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA0 \sim BA1 during read or write command.



D. DEVICE OPERATIONS (continued) ADDRESSES of 128Mb BANK ADDRESSES (BA0 ~ BA1)

: In case x 4

This SDRAM is organized as four independent banks of 8,388,608 words x 4 bits memory arrays. The BA0 \sim BA1 inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA0 \sim BA1 are latched at bank active, read, write, mode register set and precharge operations.

: In case x 8

This SDRAM is organized as four independent banks of 4,194,304 words x 8 bits memory arrays. The BA0 \sim BA1 inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA0 \sim BA1 are latched at bank active, read, write, mode register set and precharge operations.

: In case x 16

This SDRAM is organized as four independent banks of 2,097,152 words x 16 bits memory arrays. The $BA_0 \sim BA_1$ inputs are latched at the time of assertion of \overline{RAS} and \overline{CAS} to select the bank to be used for the operation. The bank addresses $BA_0 \sim BA_1$ are latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0 ~ A11)

: In case x 4

The 23 address bits are required to decode the 8,388,608 word locations are multiplexed into 12 address input pins (A0 \sim A11). The 12 bit row addresses are latched along with \overline{RAS} and BA0 \sim BA1 during bank activate command. The 11 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA0 \sim BA1 during read or write command.

: In case x 8

The 22 address bits are required to decode the 4,194,304 word locations are multiplexed into 12 address input pins (A0 \sim A11). The 12 bit row addresses are latched along with \overline{RAS} and BA0 \sim BA1 during bank activate command. The 10 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA0 \sim BA1 during read or write command.

: In case x 16

The 21 address bits are required to decode the 2,097,152 word locations are multiplexed into 12 address input pins (A0 \sim A11). The 12 bit row addresses are latched along with \overline{RAS} and BA0 \sim BA1 during bank activate command. The 9 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA0 \sim BA1 during read or write command.

ADDRESSES of 256Mb BANK ADDRESSES (BA0 ~ BA1)

: In case x 4

This SDRAM is organized as four independent banks of 16,777,216 words x 4 bits memory arrays. The BA0 \sim BA1 inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA0 \sim BA1 are latched at bank active, read, write, mode register set and precharge operations.

: In case x 8

This SDRAM is organized as four independent banks of 8,388,608 words x 8 bits memory arrays. The BA0 \sim BA1 inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA0 \sim BA1 are latched at bank active, read, write, mode register set and precharge operations.

: In case x 16

This SDRAM is organized as four independent banks of 4,194,304 words x 16 bits memory arrays. The BA0 \sim BA1 inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA0 \sim BA1 are latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0 ~ A12)

: In case x 4

The 24 address bits are required to decode the 16,777,216 word locations are multiplexed into 13 address input pins (Ao \sim A12). The 13 bit row addresses are latched along with \overline{RAS} and BA0 \sim BA1 during bank activate command. The 11 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA0 \sim BA1 during read or write command.

: In case x 8

The 23 address bits are required to decode the 8,388,608 word locations are multiplexed into 13 address input pins (A0 \sim A12). The 13 bit row addresses are latched along with \overline{RAS} and BA0 \sim BA1 during bank activate command. The 10 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA0 \sim BA1 during read or write command.

: In case x 16

The 22 address bits are required to decode the 4,194,304 word locations are multiplexed into 13 address input pins (A0 \sim A12). The 13 bit row addresses are latched along with \overline{RAS} and $BA0 \sim BA1$ during bank activate command. The 9 bit column addresses are latched along with \overline{CAS} , \overline{WE} and $BA0 \sim BA1$ during read or write command.



D. DEVICE OPERATIONS (continued) ADDRESSES of 512Mb

BANK ADDRESSES (BA0 ~ BA1)

: In case x 4

This SDRAM is organized as four independent banks of 33,554,432 words x 4 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and precharge operations.

: In case x 8

This SDRAM is organized as four independent banks of 16,777,216 words x 8 bits memory arrays. The BA0 \sim BA1 inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA0 \sim BA1 are latched at bank active, read, write, mode register set and precharge operations.

: In case x 16

This SDRAM is organized as four independent banks of 8,388,608 words x 16 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of \overline{RAS} and \overline{CAS} to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0 ~ A12)

: In case x 4

The 25 address bits are required to decode the 33,554,432 word locations are multiplexed into 13 address input pins (Ao \sim A12). The 13 bit row addresses are latched along with \overline{RAS} and BAo \sim BA1 during bank activate command. The 12 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BAo \sim BA1 during read or write command.

: In case x 8

The 24 address bits are required to decode the 16,777,216 word locations are multiplexed into 13 address input pins (A0 \sim A12). The 13 bit row addresses are latched along with \overline{RAS} and BA0 \sim BA1 during bank activate command. The 11 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA0 \sim BA1 during read or write command.

: In case x 16

The 23 address bits are required to decode the 8,388,608 word locations are multiplexed into 13 address input pins (A0 \sim A12). The 13 bit row addresses are latched along with \overline{RAS} and BA0 \sim BA1 during bank activate command. The 10 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA0 \sim BA1 during read or write command.

CLOCK (CLK)

The clock input is used as the reference for all SDRAM operations. All operations are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between VIL and VIH. During operation with CKE high all inputs are assumed to be in a valid state (low or high) for the duration of set-up and hold time around positive edge of the clock in order to function well Q perform and Icc specifications.

CLOCK ENABLE (CKE)

The clock enable(CKE) gates the clock onto SDRAM. If CKE goes low synchronously with clock (set-up and hold time are the same as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. All other inputs are ignored from the next clock cycle after CKE goes low. When all banks are in the idle state and CKE goes low synchronously with clock, the SDRAM enters the power down mode from the next clock cycle. The SDRAM remains in the power down mode ignoring the other inputs as long as CKE remains low. The power down exit is synchronous as the internal clock is suspended. When CKE goes high at least "1CLK + tss" before the high going edge of the clock, then the SDRAM becomes active from the same clock edge accepting all the input commands.

NOP and DEVICE DESELECT

When \overline{RAS} , \overline{CAS} and \overline{WE} are high, the SDRAM performs no operation (NOP). NOP does not initiate any new operation, but is needed to complete operations which require more than single clock cycle like bank activate, burst read, auto refresh, etc. The device deselect is also a NOP and is entered by asserting \overline{CS} high. \overline{CS} high disables the command decoder so that \overline{RAS} , \overline{CAS} , \overline{WE} and all the address inputs are ignored.



D. DEVICE OPERATIONS (continued)

DQM OPERATION

The DQM is used to mask input and output operations. It works similar to $\overline{\text{OE}}$ during read operation and inhibits writing during write operation. The read latency is two cycles from DQM and zero cycle for write, which means DQM masking occurs two cycles later in read cycle and occurs in the same cycle during write cycle. DQM operation is synchronous with the clock. The DQM signal is important during burst interruptions of write with read or precharge in the SDRAM. Due to asynchronous nature of the internal write, the DQM operation is critical to avoid unwanted or incomplete writes when the complete burst write is not required. Please refer to DQM timing diagram also.

MODE REGISTER SET (MRS)

The mode register stores the data for controlling the various operating modes of SDRAM. It programs the CAS latency, burst type, burst length, test mode and various vendor specific options to make SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. The mode register is written by asserting low on \overline{CS} , RAS, CAS and WE (The SDRAM should be in active mode with CKE already high prior to writing the mode register). The state of address pins $A_0 \sim A_n$ and $BA_0 \sim BA_1$ in the same cycle as \overline{CS} , RAS, CAS and WE going low is the data written in the mode register. Two clock cycles is required to complete the write in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on the fields of functions. The burst length field uses A₀ ~ A₂, burst type uses A₃, CAS latency (read latency from column address) use A4 ~ A6, vendor specific options or test mode use A7 ~ A8, A10/AP ~ An and BA0 ~ BA1. The write burst length is programmed using A9. A7 ~ A8, A10/AP ~ An and BA0 ~ BA1 must be set to low for normal SDRAM operation. Refer to the table for specific codes for various burst length, burst type and CAS latencies.

BANK ACTIVATE

The bank activate command is used to select a random row in an idle bank. By asserting low on \overline{RAS} and \overline{CS} with desired row and bank address, a row access is initiated.

The read or write operation can occur after a time delay of trcd(min) from the time of bank activation. trcd is an internal timing parameter of SDRAM, therefore it is dependent on operating clock frequency. The minimum number of clock cycles required between bank activate and read or write command should be calculated by dividing tRCD(min) with cycle time of the clock and then rounding off the result to the next higher integer. The SDRAM has four internal banks in the same chip and shares part of the internal circuitry to reduce chip area, therefore it restricts the activation of four banks simultaneously. Also the noise generated during sensing of each bank of SDRAM is high, requiring some time for power supplies to recover before another bank can be sensed reliably. trrd(min) specifies the minimum time required between activating different bank. The number of clock cycles required between different bank activation must be calculated similar to tRCD specification. The minimum time required for the bank to be active to initiate sensing and restoring the complete row of dynamic cells is determined by tras(min). Every SDRAM bank activate command must satisfy tras(min) specification before a precharge command to that active bank can be asserted. The maximum time any bank can be in the active state is determined by tRAS(max). The number of cycles for both tras(min) and tras(max) can be calculated similar to tRCD specification.

Any system or application incorporating random access memory products should be properly designed, tested and qualified to ensure proper use or access of such memory products. Disproportionate, excessive and/or repeated access to a particular address or addresses may result in reduction of product life.

BURST READ

The burst read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The burst read command is issued by asserting low on $\overline{\text{CS}}$ and $\overline{\text{CAS}}$ with $\overline{\text{WE}}$ being high on the positive edge of the clock. The bank must be active for at least tRCD(min) before the burst read command is issued. The first output appears in CAS latency number of clock cycles after the issue of burst read command. The burst length, burst sequence and latency from the burst read command is determined by the mode register which is already programmed.

D. DEVICE OPERATIONS (continued)

The burst read can be initiated on any column address of the active row. The address wraps around if the initial address does not start from a boundary such that number of outputs from each I/O are equal to the burst length programmed in the mode register. The output goes into high-impedance at the end of the burst, unless a new burst read was initiated to keep the data output gapless. The burst read can be terminated by issuing another burst read or burst write in the same bank or the other active bank or a precharge command to the same bank. The burst stop command is valid at every page burst length.

BURST WRITE

The burst write command is similar to burst read command and is used to write data into the SDRAM on consecutive clock cycles in adjacent addresses depending on burst length and burst sequence. By asserting low on \overline{CS} , \overline{CAS} and \overline{WE} with valid column address, a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even though the internal writing can be completed yet. The writing can be completed by issuing a burst read and DQM for blocking data inputs or burst write in the same or another active bank. The burst stop command is valid at every burst length. The write burst can also be terminated by using DQM for blocking data and procreating the bank trol after the last data input to be written into the active row. See DQM OPERATION also.

ALL BANKS PRECHARGE

All banks can be precharged at the same time by using Precharge all command. Asserting low on \overline{CS} , \overline{RAS} , and \overline{WE} with high on A10/AP after all banks have satisfied transfer (min) requirement, performs precharge on all banks. At the end of transfer performing precharge to all the banks, all banks are in idle state.

PRECHARGE

The precharge operation is performed on an active bank by asserting low on $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{WE}}$ and A₁₀/AP with valid BA₀ ~ BA₁ of the bank to be precharged. The precharge command can be asserted anytime after tras(min) is satisfied from the bank active command in the desired bank. tree is defined as the minimum number of clock cycles required to complete row precharge is calculated by dividing tree with clock cycle time and rounding up to the next higher integer. Care should be taken to make sure that burst write is completed or DQM is used to inhibit writing before precharge command is asserted. The maximum time any bank can be active is specified by tras(max). Therefore, each bank activate command. At the end of precharge, the bank enters the idle state and is ready to be activated again. Entry to Power down, Auto refresh, Self refresh and Mode register set etc. is possible only when all banks are in idle state.

AUTO PRECHARGE

The precharge operation can also be performed by using auto precharge. The SDRAM internally generates the timing to satisfy transfer transfer for the programmed burst length and \overline{CAS} latency. The auto precharge command is issued at the same time as burst read or burst write by asserting high on A10/AP. If burst read or burst write by asserting high on A10/AP, the bank is left active until a new command is asserted. Once auto precharge command is given, no new commands are possible to that particular bank until the bank achieves idle state.

AUTO REFRESH

The storage cells of 64Mb, 128Mb and 256Mb SDRAM need to be refreshed every 64ms to maintain data. An auto refresh cycle accomplishes refresh of a single row of storage cells. The internal counter increments automatically on every auto refresh cycle to refresh all the rows. An auto refresh command is issued by asserting low on $\overline{\text{CS}}$, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ with high on CKE and $\overline{\text{WE}}$. The auto refresh command can only be asserted with both banks being in idle state and the device is not in power down mode (CKE is high in the previous cycle).



D. DEVICE OPERATIONS (continued)

The time required to complete the auto refresh operation is specified by tRC(min). The minimum number of clock cycles required can be calculated by driving tRC with clock cycle time and them rounding up to the next higher integer. The auto refresh command must be followed by NOP's until the auto refresh operation is completed. All banks will be in the idle state at the end of auto refresh operation. The auto refresh is the preferred refresh mode when the SDRAM is being used for normal data transactions. The 64Mb and 128Mb SDRAM's auto refresh cycle can be performed once in 15.6us or a burst of 4096 auto refresh cycles once in 64ms. The 256Mb SDRAM's auto refresh cycle can be performed once in 7.8us or a burst of 8192 auto refresh cycles once in 64ms.

SELF REFRESH


The self refresh is another refresh mode available in the SDRAM. The self refresh is the preferred refresh mode for data retention and low power operation of SDRAM. In self refresh mode, the SDRAM disables the internal clock and all the input buffers except CKE. The refresh addressing and timing are internally generated to reduce power consumption.

The self refresh mode is entered from all banks idle state by asserting low on $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and CKE with high on $\overline{\text{WE}}$. Once the self refresh mode is entered, only CKE state being low matters, all the other inputs including the clock are ignored in order to remain in the self refresh mode.


The self refresh is exited by restarting the external clock and then asserting high on CKE. This must be followed by NOP's for a minimum time of tRC before the SDRAM reaches idle state to begin normal operation. If the system uses burst auto refresh during normal operation, it is recommended to use burst 8192 auto refresh cycles for 256Mb and burst 4096 auto refresh cycles for 128Mb and 64Mb immediately after exiting in self refresh mode.

E. BASIC FEATURE AND FUNCTION DESCRIPTIONS

1. CLOCK Suspend



2. DQM Operation




*Note: 1. CKE to CLK disable/enable = 1CLK.

2. DQM makes data out Hi-Z after 2CLKs which should masked by CKE " $\mbox{L}^{\mbox{"}}$

3. DQM masks both data-in and data-out.



3. CAS Interrupt (I)




*Note: 1. By Interrupt", It is meant to stop burst read/write by external command before the end of burst.

By "CAS Interrupt", to stop burst read/write by CAS access; read and write.

2. tccb : CAS to CAS delay. (=1CLK)

3. tcpl : Last data in to new column address delay. (=1CLK)


4. CAS Interrupt (II): Read Interrupted by Write & DQM



*Note: 1. To prevent bus contention, there should be at least one gap between data in and data out.




5. Write Interrupted by Precharge & DQM




*Note: 1. To prevent bus contention, DQM should be issued which makes at least one gap between data in and data out.

- 2. To inhibit invalid write, DQM should be issued.
- 3. This precharge command and burst write command should be of the same bank, otherwise it is not precharge interrupt but only another bank precharge of four banks operation.

6. Precharge



7. Auto Precharge



*Note: 1. SAMSUNG can support tRDL=1CLK and tRDL=2CLK for the memory devices but SAMSUNG recommends tRDL=2 CLK.

In case of tCC< 6ns, tRDL should be only 2CLK.


- 2. Number of valid output data after row precharge: 1, 2 for CAS Latency = 2, 3 respectively.
- 3. The row active command of the precharge bank can be issued after tRP from this point.

 The new read/write command of other activated bank can be issued from this point.


 At burst read/write with auto precharge, CAS interrupt of the same bank is illegal



8. Burst Stop & Interrupted by Precharge



9. MRS




*Note: 1. tBDL: 1 CLK; Last data in to burst stop delay.

Read or write burst stop command is valid at every burst length.


- 2. Number of valid output data after row precharge or burst stop: 1, 2 for CAS latency= 2, 3 respectively.
- 3. PRE: All banks precharge is necessary.

MRS can be issued only at all banks precharge state.

10. Clock Suspend Exit & Power Down Exit



11. Auto Refresh & Self Refresh



- *Note: 1. Active power down: one or more banks active state.
 - 2. Precharge power down : all banks precharge state.
 - 3. The auto refresh is the same as CBR refresh of conventional DRAM.

No precharge commands are required after auto refresh command.

During tRC from auto refresh command, any other command can not be accepted.

- 4. Before executing auto/self refresh command, all banks must be idle state.
- 5. MRS, Bank Active, Auto/Self Refresh, Power Down Mode Entry.
- 6. During self refresh mode, refresh interval and refresh operation are performed internally. After self refresh entry, self refresh mode is kept while CKE is low.

During self refresh mode, all inputs except CKE will be don't cared, and outputs will be in Hi-Z state.

For the time interval of trc from self refresh exit command, any other command can not be accepted.

Before/After self refresh mode, burst auto refresh cycle (4096 cycles for 64Mb & 128Mb, 8192 cycles for 256Mb) is recommended.

12. About Burst Type Control

Basic MODE	Sequential Counting	At MRS A ₃ = "0". See the BURST SEQUENCE TABLE. (BL=4, 8) BL=1, 2, 4, 8 and full page.
	Interleave Counting	At MRS A ₃ = "1". See the BURST SEQUENCE TABLE. (BL=4, 8) BL=4, 8. At BL=1, 2 Interleave Counting = Sequential Counting
Random MODE	Random column Access tccp = 1 CLK	Every cycle Read/Write Command with random column address can realize Random Column Access. That is similar to Extended Data Out (EDO) Operation of conventional DRAM.

13. About Burst Length Control

	1	At MRS A _{2,1,0} = "000". At auto precharge, tras should not be violated.						
Basic	2	At MRS A _{2,1,0} = "001". At auto precharge, tras should not be violated.						
MODE	4	At MRS A _{2,1,0} = "010".						
	8	At MRS A _{2,1,0} = "011".						
	Full Page	At MRS A _{2,1,0} = "111". Wrap around mode(infinite burst length) should be stopped by burst stop. RAS interrupt or CAS interrupt						
Special MODE	BRSW	At MRS A9 = "1". Read burst =1, 2, 4, 8, full page write Burst =1 At auto precharge of write, tras should not be violated.						
Random MODE	Burst Stop	tbdl= 1, Valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively Using burst stop command, any burst length control is possible.						
Interrupt MODE	RAS Interrupt (Interrupted by Precharge)	Before the end of burst, Row precharge command of the same bank stops read/write burst with Row precharge. trdl= 2 with DQM, valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively. During read/write burst with auto precharge, RAS interrupt can not be issued.						
	CAS Interrupt	Before the end of burst, new read/write stops read/write burst and starts new read/write burst. During read/write burst with auto precharge, CAS interrupt can not be issued.						

FUNCTION TRUTH TABLE (TABLE 1)

Current State	CS	RAS	CAS	WE	ВА	ADDR	ACTION	Note
	Н	Х	Х	Х	Х	X	NOP	
	L	Н	Н	Н	Х	X	NOP	
	L	Н	Н	L	Х	X	ILLEGAL	2
IDLE	L	Н	L	Х	BA	CA, A ₁₀ /AP	ILLEGAL	2
IDLL	L	L	Н	Н	BA	RA	Row (& Bank) Active ; Latch RA	
	L	L	Н	L	BA	A ₁₀ /AP	NOP	4
	L	L	L	Н	Х	X	Auto Refresh or Self Refresh	5
	L	L	L	L	OP code	OP code	Mode Register Access	5
	Н	Х	Х	Х	X	X	NOP	
	L	Н	Н	Н	X	X	NOP	
	L	Н	Н	L	Х	X	ILLEGAL	2
Row	L	Н	L	Н	BA	CA, A ₁₀ /AP	Begin Read ; latch CA ; determine AP	
Active	L	Н	L	L	BA	CA, A ₁₀ /AP	Begin Write ; latch CA ; determine AP	
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	Precharge	
	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Х	Х	Х	Х	Х	NOP (Continue Burst to End> Row Active)	
F	L	Н	Н	Н	Х	X	NOP (Continue Burst to End> Row Active)	
F	L	Н	Н	L	Х	X	Term burst> Row active	
Deed	L	Н	L	Н	BA	CA, A ₁₀ /AP	Term burst, New Read, Determine AP	
Read	L	Н	L	L	BA	CA, A ₁₀ /AP	Term burst, New Write, Determine AP	3
=	L	L	Н	Н	BA	RA	ILLEGAL	2
=	L	L	Н	L	BA	A10/AP	Term burst, Precharge timing for Reads	
-	L	L	L	Х	Х	X	ILLEGAL	
	H	X	X	X	X	X	NOP (Continue Burst to End> Row Active)	
-	L	Н	Н	Н	X	X	NOP (Continue Burst to End> Row Active)	
-	L	Н	Н	L	X	X	Term burst> Row active	
-		Н	L	Н	BA	CA, A ₁₀ /AP	Term burst, New read, Determine AP	3
Write		Н	L	L	BA	CA, A10/AP	Term burst, New Write, Determine AP	3
		L	Н	Н	BA	RA	ILLEGAL	2
-	L	L	Н	L	BA	A ₁₀ /AP	Term burst, precharge timing for Writes	3
	L	L	L	X	X	X	ILLEGAL	
	<u>-</u> Н	X	X	X	X	X	NOP (Continue Burst to End> Precharge)	
-	L	Н	Н	Н	X	X	NOP (Continue Burst to End> Precharge)	
Read with	L	Н	Н	L	X	X	ILLEGAL	
Auto	L	Н	L	X	BA	CA, A ₁₀ /AP	ILLEGAL	
Precharge	L	L	Н	X	BA	RA, RA10	ILLEGAL	2
-	L	L	L	X	X	X	ILLEGAL	
	Н	X	X	X	X	X	NOP (Continue Burst to End> Precharge)	
-	 L	Н	Н	H	X	X	NOP (Continue Burst to End> Precharge)	
Write with	L	Н	Н	L	X	X	ILLEGAL	
Auto	<u> </u>	Н	L	X	BA	CA, A10/AP	ILLEGAL	
Precharge			Н	X			ILLEGAL	2
+	<u> </u>	L	L	X	BA Y	RA, RA10	ILLEGAL	
					X	X		
	<u>H</u>	X	X	X	X	X	NOP> Idle after trp	
Pre-	L	H	H	H	X	X	NOP> Idle after trp	
ere- charging	L	H	H	L	X	X	ILLEGAL	2
- 55	L	H	L	X	BA	CA	ILLEGAL	2
+	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A ₁₀ /AP	NOP> Idle after trp	4



FUNCTION TRUTH TABLE (TABLE 1)

Current State	CS	RAS	CAS	WE	BA	ADDR	ACTION	Note
	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Х	Х	Х	Χ	X	NOP> Row Active after tRCD	
	L	Н	Н	Н	Х	X	NOP> Row Active after tRCD	
Row	L	Н	Н	L	X	X	ILLEGAL	2
Activating	L	Н	L	Х	BA	CA	ILLEGAL	2
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	ILLEGAL	2
-	L	L	L	Х	X	X	ILLEGAL	
	Н	Х	X	Х	X	X	NOP> Idle after tRC	
	L	Н	Н	Х	Х	X	NOP> Idle after tRC	
Refreshing	L	Н	L	Х	X	X	ILLEGAL	
	L	L	Н	Х	Χ	X	ILLEGAL	
	L	L	L	Х	Χ	X	ILLEGAL	
	Н	Х	X	Х	Χ	X	NOP> Idle after 2 clocks	
Mode	L	Н	Н	Н	X	X	NOP> Idle after 2 clocks	
Register	L	Н	Н	L	Χ	X	ILLEGAL	
Accessing	L	Н	L	Х	X	X	ILLEGAL	
	L	L	X	Χ	Х	X	ILLEGAL	

Abbreviations: RA = Row Address

NOP = No Operation Command

BA = Bank Address

CA = Column Address

AP = Auto Precharge

*Note: 1. All entries assume the CKE was active (High) during the precharge clock and the current clock cycle.

- 2. Illegal to bank in specified state; Function may be legal in the bank indicated by BA, depending on the state of that bank.
- 3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 4. NOP to bank precharging or in idle state. May precharge bank indicated by BA (and A₁₀/AP).
- 5. Illegal if any bank is not idle.

FUNCTION TRUTH TABLE (TABLE 2)

Current State	CKE (n-1)	CKE n	CS	RAS	CAS	WE	ADDR	ACTION	Note
	H	Х	Х	Х	Х	Х	Х	INVALID	
	L	Н	Н	Х	Х	Х	Х	Exit Self Refresh> Idle after trec (ABI)	6
Self	L	Н	L	Н	Н	Н	Х	Exit Self Refresh> Idle after trec (ABI)	6
Refresh	L	Н	L	Н	Н	L	Х	ILLEGAL	
	L	Н	L	Н	L	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self Refresh)	
	Н	Х	Х	Х	Х	Х	Х	INVALID	
All	L	Н	Н	Х	Х	X	X	Exit Power Down> ABI	
Banks	L	Н	L	Н	Н	Н	X	Exit Power Down> ABI	7
Precharge Power Down	L	Н	L	Н	Н	L	Х	ILLEGAL	7
	L	Н	L	Н	L	X	X	ILLEGAL	
DOWII	L	Н	L	L	Х	Х	X	ILLEGAL	
	L	L	Х	Х	Х	Х	X	NOP (Maintain Low Power Mode)	
	Н	Н	X	X	Х	X	X	Refer to Table 1	
	Н	L	Н	X	Х	X	X	Enter Power Down	
	Н	L	L	Н	Н	Н	X	Enter Power Down	8
	Н	L	L	Н	Н	L	X	ILLEGAL	8
All Banks	Н	L	L	Н	L	Х	X	ILLEGAL	
Idle	Н	L	L	L	Н	Н	RA	Row (& Bank) Active	
	Н	L	L	L	L	Н	X	Enter Self Refresh	8
	Н	L	L	L	L	L	OP Code	Mode Register Access	
	L	L	X	X	Х	X	X	NOP	
Any State	Н	Н	Х	Х	Х	Х	Х	Refer to Operations in Table 1	
other than	Н	L	Х	Х	Х	Х	X	Begin Clock Suspend next cycle	9
Listed	L	Н	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle	9
above	L	L	Х	Х	Х	Х	Х	Maintain Clock Suspend	

Abbreviations: ABI = All Banks Idle, RA = Row Address

*Note: 6. CKE low to high transition is asynchronous.

7. CKE low to high transition is asynchronous if restarts internal clock.

A minimum setup time 1CLK + tss must be satisfied before any command other than exit.

- 8. Power down and self refresh can be entered only from the both banks idle state.
- 9. Must be a legal command.