

Design Advisory

June 3, 2025

Lattice Confidential

#FPGA-DA250601 Rev 1.0

LVDS-based SGMII Interface Specification Update for Certus-NX, CertusPro-NX, MachXO5-NX, and CrossLink-NX FPGAs

Description

Lattice is notifying customers of important updates to the LVDS-based SGMII specification for Certus[™]-NX, CertusPro[™]-NX, MachXO5[™]-NX, and CrossLink[™]-NX FPGAs. The following documents have been updated with the latest information:

- How to implement Gigabit Ethernet interfaces in Certus-NX, CertusPro-NX, MachXO5-NX, and CrossLink-NX FPGAs Knowledge Database Article
- Certus-NX, CertusPro-NX, MachXO5-NX, and CrossLink-NX Family Datasheets available on www.latticesemi.com

Please note that there are currently no changes to silicon for the affected FPGA families.

Products Affected

This advisory applies to all Certus-NX, CertusPro-NX, MachXO5-NX and CrossLink-NX FPGAs.

Recommended Actions

Customers are advised to refer to the Knowledge Database article linked above to determine if their designs are impacted.

For further information or inquiries, please contact your local Lattice Sales representative or Lattice Technical Support.