# Combinational Circuit Design using VHDL and FPGAs Project 3

# Design and In-Circuit Verification of a 16-bit ALU

## **ALU Design Specifications**

An Arithmetic Logic Unit (ALU) is a combinational circuit that performs arithmetic and logical operations. **Figure 1** shows the specifications of the 16-bit ALU that will be implemented in this project.

Inputs :	A,	B, S_OP				
Outputs :	RE	RES, COUT, VOUT				
Behavior-Functionality						
S_OP (4 bi	its)	RES (16 bits)	COUT (1 bit)	VOUT (1 bit)		
0000		A+B	Carry from the msb of the result	Two's complement overflow		
0001		A-B	Logic 1 only if B>A, else logic 0	Two's complement overflow		
0010		A XOR B	Z	Z		
0011		A AND B	Z	Z		
0100		A OR B	Z	Z		
0101		LSL(A)	Z	Z		
0110		LSR(A)	Z	Z		
0111		ROL(A)	Z	Z		
1000		ROR(A)	Z	Z		
1001		ASR(A)	Z	Z		
1010		SWAP(A)	Z	Z		
OTHERS	3	Z	Z	Z		

#### Notes:

LSL : 1-bit Logical Shift Left LSR : 1-bit Logical Shift Right

ROL : 1-bit Rotate Left
ROR : 1-bit Rotate Right

ASR : 1-bit Arithmetic Shift Right

SWAP : Swap half words

Z represents high impedance

Figure 1

Inputs A and B are the 16-bit operands. Input S\_OP is the select operation signal. Output signals value depends on S\_OP signal's value as shown in **Figure 1**. For example when S\_OP signal's value is equal to 0000, RES signal's value is equal to A+B, COUT signal's value is equal to the carry from

the msb of the result and VOUT signal's value is equal to the two's complement overflow.

## **Design and In-Circuit Verification of a 16-bit ALU**

The following pages will demonstrate how to implement and verify in-circuit a 16-bit ALU using Xilinx ISE 13.3, VHDL and CORE Generator system as design entry, Xilinx Evaluation boards and ChipScope Pro tool for in-circuit verification.

#### 1. Open Xilinx ISE:

Double click the ISE desktop icon. Alternatively open a new terminal and give the command "./.bin/ise" (without the quotes). For remote users, open a new terminal and give the following commands "export DISPLAY=:1" and "./.remote/ise" (without the quotes).

## 2. Create a new Xilinx ISE Project:

In the ISE Project Navigator window, select File->New Project... In the New Project Wizard window, type Project3src in the Name field and /home/fpga-user/Documents/Project3src in the Location field and click Next (see Figure 2).

New Project Wizard							
Create New Project Specify project location and type.							
Enter a name, loca	ations, and comment for the project						
N <u>a</u> me:	Project3src						
<u>L</u> ocation:	/home/fpga-user/Documents/Project3src						
<u>W</u> orking Directory:	/home/fpga-user/Documents/Project3src						
<u>D</u> escription:							
Select the type of top-level source for the project							
Iop-level source ty	rpe:		•				
More Info		<u>N</u> ext >	Cancel				

Figure 2

In the next New Project Wizard window, select the target Xilinx FPGA Evaluation board (e.g. the Spartan-6 SP605 Evaluation Platform) in the Evaluation Development Board field, select

VHDL in the Preferred Language field and click Next. The last New Project Wizard window must be similar to the one shown in Figure 3. Click Finish to create the project Project3src or navigate to the previous windows using Back to make corrections.




Figure 3

## 3. Add New Source in the Project3src project:

In the ISE Project Navigator window, select Project->New Source.... In the New Source Wizard window type alu\_n in the File Name field, select VHDL Module and click Next (see Figure 4). The next New Source Wizard window must be completed as shown in Figure 5.




Figure 4




Figure 5

Clicking Next and Finish, the file alu n.vhd is created.

#### 4. Define the behavior of the alu n VHDL module:

Remove the green highlighted lines (the comments) and edit the  $alu_n.vhd$  file to look like the one shown in **Figure 6**.

In **Figure 6**, line 5 states that the <code>NUMERIC\_STD</code> package will be used. In this package the "+" operator is defined which is used to add signal values in the architecture body – to implement the <code>A+B</code> and the <code>A-B</code> operations.

In line 8 the generic statement is used to make the ALU description more general. The default value of the N parameter is 16, but this can easily change. The operators that are used to describe the parameterized length of a signal don't require any package statement (e.g. the "-" in the (N- 1 downto 0) expression in line 9).

Lines 17-30 (architecture declarative region) define the signals used in the architecture body for internal circuit connections. The cin signal is of integer type. An integer signal represents a binary number. Using the range keyword the number of signal's bits can be declared (line 29). The cin signal's range is from 0 to 1. Integers in this range can be represented by one bit.

Lines 33-36 describe the A+B and the A-B operations. For example when  $S_OP(0) = '1'$ , tmp\_b signal's value is equal to not B and cin signal's value is equal to 1. In lines 35-36, after the required conversions, the values of signals A, tmp\_b and cin are added. In this case A+tmp\_b+cin = A+(not B)+1 = A+(-B) = A-B. When  $S_OP(0) = '0'$ , tmp\_b signal's value is equal to B and cin signal's value is equal to 0. In this case A+tmp\_b+cin = A+B+0 = A+B.

```
-- PARAMETERIZED N-bit ALU.
                                                                                 and op <= A and B;
                                                                                 or op <= A or B;
                                                                          40
                                                                                 lsl op <= A(N-2 downto 0) & '0';
   library IEEE;
                                                                          41
   use IEEE STD LOGIC_1164.ALL;
                                                                                 lsr op <= '0' & A(N-1 downto 1);</pre>
                                                                                 rol op \leq A(N-2 downto 0) & A(N-1);
   use IEEE NUMERIC STD ALL:
                                                                                 ror op \leq A(0) & A(N-1 downto 1);
                                                                          44
   entity alu n is
                                                                                 asr op \leq A(N-1) & A(N-1 downto 1);
                                                                                 swap op \leq A(N/2-1 downto 0) & A(N-1 downto N/2);
       generic(N : integer := 16);
       Port(A,B : in STD LOGIC VECTOR(N-1 DOWNTO 0);
                                                                         47
                                                                                 -- SELECT OPERATION MUX :
            S OP : in STD LOGIC VECTOR(3 DOWNTO 0);
                                                                                 sel op : process(S OP,add op(N-1 downto 0),xor op,
10
                                                                          48
11
            RES : out STD LOGIC VECTOR(N-1 DOWNTO 0);
                                                                          49
                                                                                 and op,or op, lsl op, lsr op, rol op, ror op, asr op, swap op)
12
            COUT : out STD LOGIC;
                                                                                begin
                                                                         50
            VOUT : out STD_LOGIC);
                                                                         51
                                                                                    case S OP is
13
   end alu n;
                                                                                       when "0000" => RES <= add op(N-1 downto 0);</pre>
                                                                         52
                                                                                       when "0001" => RES <= add op(N-1 downto 0);</pre>
15
                                                                         53
   architecture Behavioral of alu_n is
                                                                                       when "0010" => RES <= xor op;
       signal add op : STD LOGIC VECTOR(N DOWNTO 0);
                                                                                       when "0011" => RES <= and op;
17
18
       signal xor op : STD LOGIC VECTOR(N-1 DOWNTO 0);
                                                                                       when "0100" => RES <= or op;
       signal and op : STD LOGIC VECTOR(N-1 DOWNTO 0);
                                                                                       when "0101" => RES <= 1sl op;
19
                                                                         57
       signal or op : STD LOGIC VECTOR(N-1 DOWNTO 0);
                                                                                       when "0110" => RES <= lsr op;
20
       signal lsl op : STD LOGIC VECTOR(N-1 DOWNTO 0);
                                                                                       when "0111" => RES <= rol op;
21
                                                                                       when "1000" => RES <= ror op;
       signal lsr op : STD LOGIC VECTOR(N-1 DOWNTO 0);
22
       signal rol op : STD LOGIC VECTOR(N-1 DOWNTO 0);
                                                                                       when "1001" => RES <= asr op;
23
                                                                         61
                                                                                       when "1010" => RES <= swap op;
24
       signal ror op : STD LOGIC VECTOR(N-1 DOWNTO 0);
25
       signal asr op : STD LOGIC VECTOR(N-1 DOWNTO 0);
                                                                                       when OTHERS => RES <= (OTHERS => 'Z');
                                                                         63
       signal swap op : STD LOGIC VECTOR(N-1 DOWNTO 0);
26
                                                                                    end case;
                                                                                 end process sel_op;
27
       signal tmp b : STD LOGIC VECTOR(N-1 DOWNTO 0);
                                                                                 -- ONE'S AND TWO'S COMPLEMENT OVERFLOW :
28
       signal cin
                      : integer range 0 to 1;
                                                                                 bgta <= '1' when (unsigned(B) > unsigned(A)) else '0';
29
                                                                         67
30
       signal bgta
                      : STD LOGIC:
                                                                                 with S OP select
31
   begin
                                                                                    COUT <= add op(N) when "0000",
                                                                          69
       -- ADD, SUB OPERATIONS :
                                                                                            bgta
                                                                                                       when "0001",
32
       tmp b \leq (not B) when S OP(0)='1' else B;
                                                                                                       when OTHERS:
33
                                                                         71
               <= 1 when S OP(0)='1' else 0;
                                                                                VOUT \leq ((A(N-1) and tmp_b(N-1) and (not add_op(N-1))) or
34
       add op <= std logic vector(to unsigned(to integer(unsigned(A)) 73</pre>
                                                                                    ((\text{not } A(N-1)) \text{ and } (\text{not tmp } b(N-1)) \text{ and add } op(N-1)))
35
                                                                                       when S OP(3 downto 1)="000" else 'Z';
36
          + to integer(unsigned(tmp b)) + cin,N+1));
37
       -- REST OF THE OPERATIONS :
                                                                         75 end Behavioral;
       xor op <= A xor B;</pre>
```

```
Signal definitions:
signal A : STD LOGIC VECTOR(N-1 DOWNTO 0);
signal B : UNSIGNED(N-1 DOWNTO 0);
signal C : INTEGER;
STD_LOGIC_VECTOR → UNSIGNED conversion :
Method: type casting.
B <= UNSIGNED(A);
UNSIGNED → INTEGER conversion:
Method: use of the "to_integer()" function of the NUMERIC STD package.
C <= to integer(B);</pre>
INTEGER → UNSIGNED conversion :
Method: use of the "to_unsigned()" function of the NUMERIC STD package.
B <= to unsigned(C,N);
OR
B <= to unsigned(C,B'LENGTH);</pre>
UNSIGNED → STD LOGIC VECTOR conversion :
Method: type casting.
A <= STD LOGIC VECTOR(B);
```

Figure 7

In lines 41-46 (**Figure 6**) the concatenate operator, &, is used to assign the value of a group of signals to a signal. For example in line 41 the most significant bit ( $1s1\_op(N-1)$ ) of the  $1s1\_op$  signal is assigned with the value of A (N-2) and the least significant bit ( $1s1\_op(0)$ ) is assigned with the value '0', because the concatenate operator groups the signal values in this order.

In lines 48-65 (**Figure 6**) a process statement is used. A process statement is a concurrent statement and can be used like any other concurrent statement in the architecture body [2]. All concurrent statements can be optionally tagged (see line 48). This statement describes a multiplexer. The select signal of the multiplexer is the S\_OP signal and its other inputs are the signals that hold the result of each operation (defined in lines 35-46). Multiplexer's output is the output signal RES of the alu n entity.

The expression (unsigned(B) > unsigned(A)) compares the values of signals A and B as unsigned numbers. The unsigned conversion is used because the ">" operator is not defined for

signals of the STD\_LOGIC\_VECTOR type in the NUMERIC\_STD package and because the desirable comparison must be done considering A and B signals as unsigned numbers.

NUMERIC STD package, the STD LOGIC ARITH STD LOGIC UNSIGNED packages could be used. The STD LOGIC ARITH package defines two signal types, SIGNED and UNSIGNED. These types are identical to the STD LOGIC VECTOR type because they represent an array of STD LOGIC signals. The purpose of the SIGNED and UNSIGNED types is to allow the designer to indicate in the VHDL code what kind of number representation is being used. The SIGNED type is used in code for circuits that deal with signed (2's complement) numbers, and the UNSIGNED type is used in code that deals with unsigned numbers. The STD LOGIC UNSIGNED package specifies that STD LOGIC VECTOR signals should be treated like UNSIGNED signals. Similarly, a STD LOGIC SIGNED package specifies that STD LOGIC VECTOR signals should be treated like SIGNED signals. The STD LOGIC ARITH package, and hence the STD LOGIC UNSIGNED and STD LOGIC SIGNED packages, are not actually a part of the VHDL standards. They are provided by Synopsys Inc., which is a vendor of CAD software. However, these packages are included with most CAD systems that support VHDL, and they are widely used in practice [2]. Figure 8 shows the changes that must be done in the code of Figure 6 when the STD LOGIC ARITH and the STD\_LOGIC\_UNSIGNED packages are used.

Replace	With
use IEEE.NUMERIC_STD.ALL;	use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;
add_op <= std_logic_vector(to_unsigned(to_integer(unsigned(A)) + to_integer(unsigned(tmp_b)) + cin,N+1));	add_op <= conv_std_logic_vector(conv_integer(A) + conv_integer(tmp_b) + cin,N+1);
bgta <= '1' when (unsigned(B) > unsigned(A)) else '0';	bgta <= '1' when (B > A) else '0';

Figure 8

#### 5. Behavioral simulation of the alu n module:




Figure 9

In the ISE Project Navigator window select Project->New Source.... In the New Source Wizard window type  $alu\_n\_tb$  in the File Name field, select VHDL Test Bench and click Next (see Figure 9). In the next New Source Wizard window associate the  $alu\_n\_tb$  file with the  $alu\_n$  module, click Next and then click Finish to create the  $alu\_n\_tb.vhd$  testbench file. Modify the  $alu\_n\_tb.vhd$  testbench file to look like the one in Figure 10.

```
LIBRARY ieee;
                                                                                   B <= X"7D0A";
                                                                         41
    USE ieee std logic 1164 ALL;
                                                                                   S OP <= "00000";
                                                                         42
                                                                                   wait for 50 ns;
 3
                                                                         43
   ENTITY alu n tb IS
                                                                                   S OP <= "0001";
 4
                                                                         44
   END alu_n_tb;
                                                                                   wait for 50 ns;
 5
                                                                         45
 6
                                                                         46
                                                                                   S OP <= "0010";
 7
    ARCHITECTURE behavior OF alu n tb IS
                                                                         47
                                                                                   wait for 50 ns;
                                                                                   S OP <= "0011";
 8
        -- Component Declaration for the Unit Under Test (UUT)
                                                                         48
        COMPONENT alu_n
                                                                                   wait for 50 ns;
 9
                                                                         49
                                                                                   S OP <= "0100";
        PORT(
10
                                                                         50
             A : IN std logic vector(15 downto 0);
                                                                                   wait for 50 ns;
11
                                                                         51
                                                                                   S OP <= "0101";
             B : IN std logic vector(15 downto 0);
12
                                                                         52
             S OP : IN std logic vector(3 downto 0);
                                                                                   wait for 50 ns;
13
                                                                        53
                                                                                   S OP <= "0110";
             RES : OUT std_logic_vector(15 downto 0);
14
                                                                         54
             COUT : OUT std logic;
                                                                                   wait for 50 ns;
15
                                                                         55
             VOUT : OUT std_logic
                                                                                   S OP <= "0111";
16
                                                                         56
                                                                                   wait for 50 ns;
17
                                                                         57
            );
       END COMPONENT;
                                                                                   S OP <= "1000";
18
                                                                         58
                                                                                   wait for 50 ns;
       --Inputs
19
                                                                         59
       signal A : std logic vector(15 downto 0) := (others => '0');
                                                                                   S OP <= "1001";
20
                                                                         60
       signal B : std logic vector(15 downto 0) := (others => '0');
                                                                                   wait for 50 ns;
21
                                                                         61
       signal S_OP : std_logic_vector(3 downto 0) := (others => '0'); 62
                                                                                   S OP <= "1010";
22
                                                                                   wait for 50 ns;
23
                                                                         63
       signal RES: std logic vector(15 downto 0);
                                                                                   S OP <= "1011";
24
                                                                         64
       signal COUT : std logic;
                                                                                   wait for 50 ns;
25
                                                                         65
       signal VOUT : std logic;
                                                                                   S OP <= "1100";
26
                                                                         66
27 BEGIN
                                                                                   wait for 50 ns;
                                                                         67
       -- Instantiate the Unit Under Test (UUT)
                                                                                   S OP <= "1101";
28
                                                                         68
       uut: alu n PORT MAP (
                                                                                   wait for 50 ns;
29
                                                                         69
              A \Rightarrow A
                                                                                   S OP <= "1110";
30
                                                                         70
              B \Rightarrow B
                                                                                   wait for 50 ns;
31
                                                                         71
              S OP => S OP,
                                                                                   S OP <= "11111";
32
                                                                         72
              RES => RES,
                                                                                   wait,
33
                                                                         73
              COUT => COUT,
                                                                                end process;
34
              VOUT => VOUT
35
                                                                         75 END;
36
            );
37
       -- Stimulus process
38
       stim proc: process
39
       begin
          A <= X"7C05";
40
```

Figure 10

Statement in lines 40-41 (**Figure 10**) assign values to A and B signals using the hexadecimal value representation. Signals A and B carry these values until the end of the simulation.

In the ISE Project Navigator window select Simulation, select  $alu_n_tb$  testbench file, expand ISim Simulator and double-click Behavioral Check Syntax to check  $alu_n_tb$  testbench's syntax (see Figure 11).




Figure 11

Right-click Simulate Behavioral Model and select Process Properties. Change Simulation Run Time to 800 ns and click OK. Now double-click Simulate Behavioral Model to run the simulation as specified by the  $alu_n_tb$  testbench file and the ISim Simulation Run Time parameter. Select View->Zoom->To Full View in ISim simulator window. Right-click on signals A, B and RES and select Radix to change the representation radix (first to Unsigned Decimal and then to Signed Decimal). Click on the waveform to verify the right execution of addition and subtraction (see **Figure 12**).

In **Figure 12**, a 2's complement overflow is generated during addition (VOUT='1'). This is correct because A and B represent positive numbers (in 2's complement form) and the result of the addition is negative in 2's complement form (bottom waveform in **Figure 12**). A carry is generated during subtraction (COUT='1'). This is also correct because B is larger than A and that means that a borrow is used to perform the subtraction (see the upper waveform in **Figure 12**). The borrow is equal to  $2^{16}$  and the result of the subtraction for the upper waveform in **Figure 12** can be interpreted as follows: RES=(A+  $2^{16}$ )-B. The subtraction result in 2's complement form is correct and a 2's complement overflow is not generated.

Right-click on signals A, B, and RES and select Radix->Binary to check the results of the remaining operations.

Close the ISim simulator window.




Figure 12

#### 6. Generate ICON and VIO cores:

In the ISE Project Navigator window, select Project->New Source.... In the New Source Wizard window, type icon\_mod in the File Name field, select IP (CORE Generator & Architecture Wizard) and click Next (see Figure 13).





Figure 13

In the New Source Wizard window (Select IP), check Only IP compatible with chosen part, expand Debug & Verification, expand ChipScope Pro, select ICON (ChipScope Pro – Integrated Controller) version 1.06.a, click Next and Finish (see Figure 14).



#### Figure 14

In the ICON (ChipScope Pro - Integrated Controller) window click Generate.

In the ISE Project Navigator window, select Project->New Source.... In the New Source Wizard window type vio\_mod in the File Name field, select IP (CORE Generator & Architecture Wizard) and click Next.

In the New Source Wizard window (Select IP), check Only IP compatible with chosen part, expand Debug & Verification, expand ChipScope Pro, select VIO (ChipScope Pro - Virtual Input/Output) version 1.05.a, click Next and Finish.

In the VIO (ChipScope Pro - Virtual Input/Output) window, check Enable Asynchronous Input Port (Width 18), check Enable Asynchronous Output Port (Width 36) and click Generate (see Figure 15). The VIO output port will feed the <code>alu\_n</code> module input ports (16-bit <code>A + 16-bit B + 4-bit S\_OP = 36 bits)</code> and the VIO input port will read the <code>alu\_n</code> module output port (16-bit <code>RES + 1-bit COUT +1-bit VOUT = 18 bits)</code>.



Figure 15

The alu\_n module and the two cores (ICON and VIO) will be used as components in a single VHDL module (alu\_n\_vio module - top-module). The implementation of alu\_n\_vio module will be used in ChipScope Pro Analyzer for alu\_n module verification [3], [4].

### 7. Create and Define the structure of the alu n vio VHDL module:

In the ISE Project Navigator window, select Project->New Source.... In the New Source Wizard window type  $alu_n_vio$  in the File Name field, select VHDL Module and click Next. In the next New Source Wizard window (Define Module) change the Architecture name field from Behavioral to Structural, click Next and Finish.

Module  $alu_n_vio$  doesn't have any ports (no ports were defined in module creation) because no FPGA general purpose I/O ports will be used for  $alu_n$  module verification. JTAG Boundary Scan (BSCAN) dedicated FPGA ports will be used (through the ICON core – the ICON core provides an interface between the JTAG Boundary Scan (BSCAN) component of the FPGA and the VIO core) [3].

In the ISE Project Navigator window, select Implementation, select the <code>icon\_mod</code> core, expand CORE Generator and double-click View HDL Instantiation Template. Copy the component declaration of the <code>icon\_mod</code> core in the <code>alu\_n\_vio</code> module's architecture declarative region. Copy the instance declaration of the <code>icon\_mod</code> core in the <code>alu\_n\_vio</code> module's architecture body and name the instance <code>part1</code>. Follow the above-mentioned steps for <code>vio mod</code> core instantiation in the <code>alu n vio module</code> and name the instance <code>part2</code>.

Copy the entity declaration of the  $alu_n$  module to the  $alu_n\_vio$  module's architecture declarative region and edit it (in the  $alu_n\_vio$  module) to form the component declaration of the alu n module. Figure 16 shows how to complete alu n vio module's description.

```
library IEEE;
                                                                 -- ICON icon mod instantiation.
 2 use IEEE STD LOGIC 1164 ALL:
                                                                part1 : icon mod
                                                          35
                                                                   port map (CONTROL0 => CONTROL);
                                                          36
 4 entity alu_n_vio is
                                                                -- VIO vio_mod instantiation.
                                                          37
5 end alu_n_vio;
                                                                part2 : vio mod
                                                         38
                                                                   port map (
                                                          39
 6
                                                                      CONTROL => CONTROL.
 7 architecture Structural of alu_n_vio is
                                                          40
8
      -- ICON icon mod component declaration.
                                                          41
                                                                     ASYNC IN => ASYNC IN,
      component icon mod
                                                                     ASYNC OUT => ASYNC OUT);
9
                                                          42
     PORT (
                                                               part3 : alu_n
10
                                                          43
         CONTROLO : INOUT STD LOGIC VECTOR(35 DOWNTO 0)); 44
                                                                 port map (
11
                                                                     A => ASYNC OUT(15 downto 0),
12
      end component:
                                                          45
      -- VIO vio mod component declaration.
                                                                     B => ASYNC OUT(31 downto 16),
                                                          46
13
     component vio mod
                                                                     S OP => ASYNC OUT(35 downto 32),
14
                                                         47
     PORT (
                                                                     RES => ASYNC_IN(15 downto 0),
15
                                                          48
16
         CONTROL : INOUT STD LOGIC VECTOR(35 DOWNTO 0);
                                                                      COUT => ASYNC IN(16),
                                                         49
         ASYNC IN : IN STD LOGIC VECTOR(17 DOWNTO 0);
                                                                     VOUT => ASYNC IN(17));
17
                                                         50
         ASYNC OUT: OUT STD LOGIC VECTOR(35 DOWNTO 0)); 51 end Structural;
18
     end component;
19
      -- mux_2_1_8 component declaration.
20
      component alu_n is
21
      generic(N : integer := 16);
22
      Port(A,B : in STD_LOGIC_VECTOR(N-1 DOWNTO 0);
23
           S OP : in STD LOGIC VECTOR(3 DOWNTO 0);
24
           RES : out STD LOGIC VECTOR(N-1 DOWNTO 0);
25
           COUT : out STD_LOGIC;
26
           VOUT : out STD LOGIC);
27
      end component:
28
      -- Declaration of signals for internal connections.
29
      signal CONTROL : STD LOGIC VECTOR(35 DOWNTO 0);
30
      signal ASYNC_IN : STD_LOGIC_VECTOR(17 DOWNTO 0);
31
      signal ASYNC OUT : STD LOGIC VECTOR(35 DOWNTO 0);
32
33 begin
```


Figure 16

In the ISE Project Navigator window, select Implementation, right-click on alu\_n\_vio module and select Select as Top Module, select the alu\_n\_vio module, expand Synthesize - XST and double-click Check Syntax to ensure alu n vio module's

correctness.

## 8. Synthesize and Implement the alu n vio design:

In the ISE Project Navigator window select Implementation, select the  $alu_n\_vio$  module, expand Synthesize – XST and double-click View RTL Schematic to view the RTL schematic of the synthesized  $alu\_n\_vio$  module. In the Set RTL/Tech Viewer Startup Mode select Start with a Schematic of the top-level block and click OK. Double-click on the synthesized  $alu\_n\_vio$  module (black-box-like) graphic to view the schematic shown in Figure 17.



#### Figure 17

To implement the  $alu_n_vio$  module, in the ISE Project Navigator window select Implementation, select the alu n vio module and double-click Implement Design.

#### 9. Generate Programming (Configuration) File:

In the ISE Project Navigator window select Implementation, select the <code>alu\_n\_vio</code> module, right-click Generate Programming File and select Process Properties. In the Process Properties – Startup Options window select Startup Options category and change FPGA Start-Up Clock property to JTAG Clock, then select Readback Options category and check Create Readback Data files and Create Mask File properties (see Figure 18). Click OK to close the Process Properties – Startup Options window. The above changes have been made in order to program the FPGA and verify FPGA programming using JTAG.




Figure 18

Double-click Generate Programming File to complete programming file generation.

#### 10. Configure the FPGA:

In the ISE Project Navigator window select Implementation, select the alu\_n\_vio module, double-click Configure Target Device and click OK to open Impact. Impact software tool is used for FPGA configuration. In the ISE iMPACT window double-click Boundary Scan.

Right-click on Right click to Add Device or Initialize JTAG chain and select Initialize Chain. Click Yes to the Auto Assign Configuration Files Query Dialog, select Bypass for the xccace device, navigate to /home/fpga-user/Documents/Project3src, select the  $alu_n_vio.bit$  file and click Open for the xc6slx45t Spartan-6 FPGA. Click No to the Attach SPI or BPI PROM window. Select Device 2 in the Device Programming Properties window and check the Verify property. Right-click on the xc6slx45t Spartan-6 FPGA and select Program (see Figure 19).




Figure 19

After the Program Succeeded message close the ISE iMPACT window (click No to iMPACT-Save Project window).

#### 11. Analyze design using ChipScope:

In the ISE Project Navigator window select Implementation, select the  $alu_n_vio$  module and double-click Analyze Design Using ChipScope. Click the Open Cable/Search JTAG Chain icon under the File menu in ChipScope Pro Analyzer window (see Figure 20) and click OK to the ChipScope Pro Analyzer (JTAG Chain Device Order)

window.




Figure 20

Double-click the VIO Console (see Figure 21) to open it.




Figure 21

Select signals <code>AsyncIn[0]</code> to <code>[15]</code>, right-click on them and select <code>Move to Bus->New Bus</code>. Right-click on the <code>newly created AsyncIn bus</code>, select <code>Rename</code> and type <code>RES</code> to the <code>Input window</code>. Right-click on the <code>AsyncIn[16]</code> signal, select <code>Rename</code> and type <code>COUT</code> to the <code>Input window</code>. Right-click on the <code>AsyncIn[17]</code> signal, select <code>Rename</code> and type <code>VOUT</code> to the <code>Input window</code>. Select signals <code>AsyncOut[0]</code> to <code>[15]</code>, right-click on them and select <code>Move to Bus->New Bus</code>. Right-click on the newly created <code>AsyncOut bus</code>, select <code>Rename</code> and type <code>A</code> to the <code>Input window</code>. Select signals <code>AsyncOut[16]</code> to <code>[31]</code>, right-click on them and select <code>Move to Bus->New Bus</code>. Right-click on the newly created <code>AsyncOut\_1</code> bus, select <code>Rename</code> and type <code>B</code> to the <code>Input window</code>. Select signals <code>AsyncOut[31]</code> to <code>[35]</code>, right-click on them and select <code>Move to Bus->New Bus</code>. Right-click on the newly created <code>AsyncOut\_2</code> bus, select <code>Rename</code> and type <code>S\_OP</code> to the <code>Input window</code>.

Right-click on each bus and select the desired radix (Bus Radix). Give values to A, B and S\_OP buses and observe the alu\_n module outputs. Figure 22 shows the execution of the A XOR B operation.




Figure 22

The COUT and VOUT outputs don't carry the 'Z' value as they were supposed to; they carry the logic value '1' instead. This is due a synthesis warning that states: WARNING:Xst:2042 - Unit alu\_n: 18 internal tristates are replaced by logic (pull-up yes): COUT, RES<0>, RES<10>, RES<11>, RES<12>, RES<13>, RES<14>, RES<5>, RES<6>, RES<7>, RES<8>, RES<9>, VOUT. This warning is generated because the Spartan-6 configurable logic blocks (CLBs) don't have internal tristate buffers [5]. So all the tristate buffers in the design are converted to logic that behaves consistently ('Z' is replaced by '1'). If the alu\_n module was implemented using general purpose FPGA pins, this warning would not have been generated because the Spartan-6 inpout/output blocks (IOBS) contain tristate buffers [6].

# References

- [1] Edwin Naroska, comp.lang.vhdl Frequently Asked Questions And Answers, http://www.vhdl.org/comp.lang.vhdl/
- [2] Stephen Brown and Zvonko Vranesic, Fundamentals of Digital Logic with VHDL Design, 3<sup>rd</sup> Edition, McGraw-Hill, 2009
- [3] Xilinx Corporation, LogiCORE IP ChipScope Pro Integrated Controller (ICON) (v1.05a), 2011, http://www.xilinx.com
- [4] Xilinx Corporation, LogiCORE IP ChipScope Pro Virtual Input/Output (VIO) (1.04a), 2011,

## Panagiotis Mousouliotis – Aristotle University of Thessaloniki

http://www.xilinx.com

- [5] Xilinx Corporation, Spartan-6 FPGA Configurable Logic Block User Guide, 2010, http://www.xilinx.com
- [6] Xilinx Corporation, Spartan-6 FPGA SelectIO Resources User Guide, 2010, http://www.xilinx.com