Sequential Circuit Design using VHDL and FPGAs Project 4 Serial Asynchronous Data Transmission (SADT)

Project Overview

This project describes how to implement a digital system in order to transfer serially data from the FPGA board to a PC or any other device that includes a UART module [1], [2].

The sadt module of this project consists of three submodules:

- 1. A 16x8 bit prom.
- 2. A serial asynchronous transmitter.
- 3. A control module.

Figure 1 shows the structure of the sadt module.




Figure 1

The serial asynchronous transmitter is a sequential circuit that transmits data bits serially. This circuit can send data to any device that includes a UART module. The prom holds the data to be sent. The function of the sadt module is simple and it is summarized in the simplified Moore state diagram (Figure 2) of the control module state machine.




Figure 2

When the user presses the RSET button (RSET='1'), the state machine moves asynchronously to the INIT state. At the INIT state the control module initializes internal signals. At the next rising edge of the clock the state machine moves to the CHECK_SEND state. If the transmitter is not sending data and the address of the last prom word to be sent is not yet reached (CAN_SEND='1' and stop_addr_count='0'), the state machine moves to the PREPARE state, else it stays at the CHECK_SEND state. At the PREPARE state the control module informs the transmitter to prepare to send (using the PREP_2_SEND signal) the data that the prom holds at address 0. At the next rising edge of the clock the state machine moves to the INC_PROM_ADDR state where the control module increases by one the prom address (see Figure 1). Finally, at the next rising edge of the clock the state machine returns to the CHECK_SEND state.

Design of the Serial Asynchronous Data Transmission system

The following pages will demonstrate how to implement the Serial Asynchronous Data Transmission system using Xilinx ISE 13.3, VHDL and CORE Generator system as design entry, ChipScope Pro tool for virtual input (ICON and VIO cores), and Xilinx Evaluation boards.

1. Open Xilinx ISE:

Double click the ISE desktop icon. Alternatively open a new terminal and give the command "./.bin/ise" (without the quotes). For remote users, open a new terminal and give the following commands "export DISPLAY=:1" and "./.remote/ise" (without the quotes).

2. Create a new Xilinx ISE Project:

In the ISE Project Navigator window, select File->New Project... In the New Project Wizard window, type Project4src in the Name field and /home/fpga-user/Documents/Project4src in the Location field and click Next (see Figure 3).

>	New Project Wizard		×
Create New Project lo			
Enter a name, loca	tions, and comment for the project		
N <u>a</u> me:	Project4src		
<u>L</u> ocation:	/home/fpga-user/Documents/Project4src		<u></u>
<u>W</u> orking Directory:	/home/fpga-user/Documents/Project4src		
<u>D</u> escription:			
Select the type of	op-level source for the project		
Top-level source ty	pe:		
HDL			•
More Info		Next >	Cancel

Figure 3

In the next New Project Wizard window, select the target Xilinx FPGA Evaluation board (e.g. the Spartan-6 SP605 Evaluation Platform) in the Evaluation Development Board field, select VHDL in the Preferred Language field and click Next. The last New Project Wizard window must be similar to the one shown in Figure 4. Click Finish to create the project Project4src or navigate to the previous windows using Back to make corrections.





Figure 4

3. Add New Source (transmitter) in the Project4src project:

In the ISE Project Navigator window, select Project->New Source.... In the New Source Wizard window type transmitter in the File Name field, select VHDL Module and click Next (see Figure 5). The next New Source Wizard window must be completed as shown in Figure 6.



▾

Cancel

Define Module Specify ports for module. Entity name transmitter Architecture name Behavioral Bus Port Name Direction MSB LSB lacksquarelin. RSET lin PREP_2_SEND lin. DATA IN in leftCAN_SEND laut

Figure 5

Figure 6

≺ <u>B</u>ack

 \underline{N} ext >

Clicking Next and Finish, the file transmitter. vhd is created.

4. Define the behavior of the transmitter VHDL module:

SERIAL_OUT

More Info

Remove the green highlighted lines (the comments) and edit the transmitter.vhd file to look like the one shown in Figure 7. The transmitter entity consists of two counters, a state machine and a shift register.

The counter described in lines 32-42 counts clock signal (CLK) cycles, from 0 up to the CLK_DIV value. This counter, tagged with $shift_clk_en$:, is used for frequency division (clock generation). When the $shift_clk_en$ counter reaches the CLK_DIV value the $shift_en$ signal becomes '1' and enables the shift register to shift data (line 44 - see also lines 130-131). In this way the data of the shift register are shifted by one bit every CLK_DIV + 1 cycles of the CLK signal. The above-mentioned method uses the clock enable input port of the shift register to enable the clock input port once every CLK_DIV + 1 cycles of the CLK signal. Alternative methods used for clock generation that use FPGA logic resources to drive the clock input port of the shift register are considered as a bad design practice.

The counter tagged with the counter: label, described in lines 47-57, is used to count the bits that are shifted out of the shift register.

The outputs of the above-mentioned counters (signals count and counter_out) are used as inputs to the Moore FSM described in lines 60-116 (see line 78).

The state diagram that represents the next_state_and_state_register process (lines 60-85) is shown in Figure 8.

```
library IEEE;
                                                                         process(CLK, shift en)
                                                                                                                                                     shift rset
                                                                                                                                                                       <= '1';
                                                                                                                                    94
   use IEEE STD LOGIC 1164 ALL;
                                                                  49
                                                                                                                                                     shift load
                                                                                                                                                                       <= '0';
                                                                                                                                    95
    use IEEE NUMERIC STD ALL:
                                                                  50
                                                                            if rising edge(CLK) and shift en = '1' then
                                                                                                                                                     cansend
                                                                                                                                                                       <= '0';
                                                                                                                                    96
                                                                               if count rset = '1' or counter out = 9 then
                                                                  51
                                                                                                                                                  when STANDBY =>
                                                                                                                                    97
   entity transmitter is
                                                                                  counter out <= 0;
                                                                  52
                                                                                                                                                     shift clk en rset <= '1';
                                                                                                                                    98
       generic(CLK DIV : integer := 233);
                                                                                                                                                    count rset
                                                                                                                                                                       <= '1';
                                                                  53
                                                                               else
                                                                                                                                    99
                        : in STD LOGIC:
       Port(CLK, RSET
                                                                                  counter out <= counter out + 1;
                                                                                                                                                    shift rset
                                                                                                                                                                       <= '1';
                                                                  54
                                                                                                                                   100
            PREP 2 SEND : in STD LOGIC:
                                                                                                                                                    shift load
                                                                  55
                                                                               end if:
                                                                                                                                                                       <= '0';
                                                                                                                                   101
                        : in STD LOGIC VECTOR(7 downto 0);
9
            DATA IN
                                                                            end if:
                                                                                                                                                    cansend
                                                                                                                                                                       <= '1';
                                                                                                                                   102
                                                                  56
10
            CAN SEND
                        : out STD LOGIC:
                                                                  57
                                                                         end process counter;
                                                                                                                                                  when LOAD DATA =>
                                                                                                                                   103
            SERIAL OUT : out STD LOGIC);
                                                                                                                                                     shift clk en rset <= '1';
                                                                  58
                                                                                                                                   104
    end transmitter:
                                                                         -- Moore type FSM :
                                                                  59
                                                                                                                                   105
                                                                                                                                                     count rset
                                                                                                                                                                       <= '1';
                                                                         next state and state register :
13
                                                                  60
                                                                                                                                   106
                                                                                                                                                    shift rset
                                                                                                                                                                       <= '0';
    architecture Behavioral of transmitter is
                                                                         process(CLK, RSET)
                                                                  61
                                                                                                                                   107
                                                                                                                                                    shift load
                                                                                                                                                                       <= '1';
       signal shift clk en rset : std logic;
                                                                         begin
                                                                                                                                                     cansend
                                                                                                                                                                       <= '0';
                                                                                                                                   108
       signal count
                                 : integer range 0 to CLK DIV;
                                                                            if RSET = '1' then
                                                                                                                                                  when SENDING =>
16
                                                                                                                                   109
       signal shift en
                                 : std logic:
                                                                                state <= INIT;
17
                                                                  64
                                                                                                                                   110
                                                                                                                                                     shift clk en rset <= '0';
                                                                            elsif rising edge(CLK) then
                                                                  65
                                                                                                                                                    count rset
18
                                                                                                                                   111
                                                                                                                                                                       <= '0';
       signal count rset
                                 : std logic;
                                                                               case state is
                                                                                                                                                    shift rset
19
                                                                  66
                                                                                                                                   112
                                                                                                                                                                       <= '0';
20
       signal counter out
                                 : integer range 0 to 9;
                                                                                  when TNTT =>
                                                                                                                                                    shift load
                                                                                                                                                                       <= '0';
                                                                                                                                   113
21
                                                                                      state <= STANDBY;
                                                                                                                                                    cansend
                                                                                                                                                                       <= '0';
                                                                  68
                                                                                                                                   114
22
       type state type is (INIT, STANDBY, LOAD DATA, SENDING);
                                                                                  when STANDBY =>
                                                                                                                                              end case:
                                                                                                                                   115
       signal state
                                 : state type;
                                                                                      if PREP 2 SEND = '1' then
                                                                                                                                            end process output calculation;
23
                                                                  70
                                                                                                                                   116
                                                                                         state <= LOAD DATA;
24
                                                                  71
                                                                                                                                   117
25
       signal cansend
                                 : std logic:
                                                                                                                                            -- READY TO SEND NEXT WORD OUTPUT SIGNAL :
                                                                  72
                                                                                                                                   118
                                                                                         state <= STANDBY;
26
                                                                                                                                            CAN SEND <= cansend;
                                                                                                                                   119
                                 : STD LOGIC VECTOR(8 downto 0); 74
27
       signal shift reg
                                                                                      end if:
                                                                                                                                   120
28
       signal shift rset
                                 : std logic:
                                                                                  when LOAD DATA =>
                                                                                                                                           -- Shift Register :
                                                                  75
                                                                                                                                   121
29
       signal shift load
                                 : std logic;
                                                                                      state <= SENDING:
                                                                                                                                            shift register :
    begin
                                                                                  when SENDING =>
                                                                                                                                           process(CLK)
3.0
                                                                  77
                                                                                                                                   123
                                                                                      if counter out = 9 and count = CLK DIV then 124
       -- shift register clock enable :
                                                                                                                                           begin
31
32
       shift clk en :
                                                                  79
                                                                                         state <= STANDBY;
                                                                                                                                              if rising edge(CLK) then
                                                                                                                                   125
       process(CLK)
                                                                                                                                                 if shift rset = '1' then
33
                                                                                                                                   126
34
       begin
                                                                  81
                                                                                         state <= SENDING:
                                                                                                                                   127
                                                                                                                                                     shift req <= (OTHERS => '1');
          if rising edge(CLK) then
                                                                                                                                                  elsif shift load = '1' then
                                                                                      end if:
35
                                                                                                                                   128
             if shift clk en rset = '1' or count = CLK DIV then 83
36
                                                                               end case;
                                                                                                                                                     shift req <= DATA IN & '0';
                                                                                                                                   129
                count <= 0;
                                                                                                                                                  elsif shift en = '1' then
37
                                                                                                                                   130
38
             else
                                                                         end process next state and state register;
                                                                                                                                                    shift reg <= '1' & shift reg(8 downto 1);
                                                                  85
                                                                                                                                   131
39
                count <= count + 1;
                                                                  86
                                                                                                                                                  end if:
                                                                                                                                   132
             end if:
                                                                         output calculation :
                                                                                                                                               end if:
40
                                                                                                                                   133
          end if:
                                                                         process(state)
41
                                                                  88
                                                                                                                                   134
                                                                                                                                           end process shift register;
       end process shift clk en;
                                                                         begin
42
                                                                                                                                   135
43
                                                                            case state is
                                                                                                                                            SERIAL OUT <= shift req(0);
44
       shift en <= '1' when count = CLK DIV else '0';
                                                                  91
                                                                               when INIT =>
                                                                                                                                   137 end Behavioral;
45
                                                                  92
                                                                                  shift clk en rset <= '1';
                                                                                  count rset
                                                                                                     <= '1';
46
       -- 0 to 9 counter :
                                                                  93
                                                                                  shift rset
                                                                                                     <= '1';
       counter :
```

Figure 7




Figure 8

When the user presses the RSET button (RSET='1'), the Moore FSM moves asynchronously to the INIT state. At the INIT state the FSM initializes signals (see Figure 7, lines 92-96). At the next rising edge of the clock the FSM moves to the STANDBY state. At this state the FSM informs the module that will control the transmitter module (the control module, see Figure 1) that the transmitter can send data - cansend <= '1' (see Figure 7, lines 98-102 and line 119). At the rising edge of the clock when the PREP 2 SEND signal value is '1' the FSM moves to the LOAD DATA state. At the next rising edge of the clock the 8-bit word to be send (DATA IN) and a '0' are loaded parallely in the shift register - shift load <= '1' (see Figure 7, lines 104-108 and lines 128-129), and the FSM moves to the SENDING state. At this state the shift register shifts out 10 bits of data: 1 start bit - '0', 8 data bits (DATA IN) - from the lsb to msb, and 1 stop bit - '1' (see Figure 7, lines 77-82 and lines 110-114). At the next rising edge of the clock when the counter counter output value is equal to 9 and the shift clk en counter output is equal to CLK DIV the FSM returns to the STANDBY state (see Figure 8). So after the reset (RSET='1') when the input port PREP 2 SEND of the transmitter becomes '1', the transmitter loads the data from the DATA IN port, frames that data with a '0' (start bit) and a '1' (stop bit) and sends the 10 bits bit by bit every CLK DIV+1 clock (CLK) cycles.

In the ISE Project Navigator window select Implementation (in the View subwindow), select the transmitter module, and double-click Synthesize - XST (in the Processes subwindow) to verify that the transmitter's VHDL syntax is correct and synthesizable.

5. Behavioral simulation of the transmitter module:

In the ISE Project Navigator window select Project->New Source.... In the New Source Wizard window type transmitter_tb in the File Name field, select VHDL Test Bench and click Next. In the next New Source Wizard window associate the transmitter tb file with the transmitter module, click Next and then click Finish to

create the transmitter_tb.vhd testbench file. Modify the transmitter_tb.vhd
testbench file to look like the one in Figure 9.

```
LIBRARY ieee;
 2 USE ieee std_logic_1164.ALL;
 3
   ENTITY transmitter tb IS
   END transmitter tb;
 5
 б
   ARCHITECTURE behavior OF transmitter tb IS
 7
        -- Component Declaration for the Unit Under Test (UUT)
 8
        COMPONENT transmitter
9
        PORT(
10
             CLK : IN std_logic;
11
             RSET : IN std_logic;
12
             PREP_2_SEND : IN std_logic;
13
             DATA IN : IN std logic vector(7 downto 0);
14
             CAN_SEND : OUT std_logic;
15
             SERIAL_OUT : OUT std_logic
16
17
            );
       END COMPONENT;
18
       --Inputs
19
      signal CLK : std logic := '0';
20
       signal RSET : std logic := '0';
21
       signal PREP_2_SEND : std logic := '0';
22
23
      signal DATA_IN : std_logic_vector(7 downto 0) := (others => '0');
      --Outputs
24
25
      signal CAN SEND : std logic;
26
      signal SERIAL_OUT : std_logic;
      -- Clock period definition
27
28
      constant CLK period : time := 37 ns;
29
   BEGIN
      -- Instantiate the Unit Under Test (UUT)
30
       uut: transmitter PORT MAP (
31
             CLK => CLK,
32
              RSET => RSET,
33
             PREP 2 SEND => PREP 2 SEND,
34
             DATA IN => DATA IN,
35
              CAN SEND => CAN SEND,
36
             SERIAL OUT => SERIAL OUT
37
38
            );
       -- Clock process definitions
39
      CLK_process :process
40
      begin
41
          CLK <= '0';
42
          wait for CLK_period/2;
43
          CLK <= '1';
44
45
          wait for CLK_period/2;
      end process;
46
       -- Stimulus process
47
48
      stim proc: process
      begin
49
          RSET
                    <= '0';
50
          PREP_2_SEND <= '0';
51
                  <= X"61";
          DATA IN
52
          wait for CLK period*5;
53
          RSET <= '1';
54
          PREP 2 SEND <= '0';
55
          wait for CLK_period*5;
56
          RSET <= '0';
57
58
          PREP 2 SEND <= '0';
59
          wait for CLK_period*5;
          RSET
                   <= '0';
60
          PREP_2_SEND <= '1';
61
          wait for CLK_period*5;
62
          RSET <= '0';
63
          PREP_2_SEND <= '0';
64
         wait:
65
      end process;
66
67 END;
```

Figure 9

The statement in line 28 (Figure 9) defines the CLK_period, a constant of type time that is equal to 37 ns. The value of the CLK_period is defined as equal to 37 ns because the real clock period that will be used during implementation is equal to 37,037 ns (27 MHz). The CLK process process (lines 40-46, Figure 9) is used for the CLK signal definition.

In the ISE Project Navigator window select Simulation (in the View subwindow), select the transmitter_tb testbench file, expand ISim Simulator (in the Processes subwindow) and double-click Behavioral Check Syntax to check transmitter tb testbench's syntax.

In the ISim simulator window, in the Instances and Processes subwindow expand the transmitter_tb (double-click on it or right-click on it and select Expand) and select the uut. In the Objects subwindow right-click on the state signal and select Add To Wave Window. To delete the markers right-click on the waveform and select Markers->Delete All Markers. In the Console window give the following commands (press the enter key after every command): restart and run 100 us in order to rerun the simulation. Zoom at the beginning and at the end of the simulation to verify the correct operation of the transmitter's state machine (see Figure 11 and Figure 12).

Close the ISim simulator window.




Figure 10




Figure 11




Figure 12

6. Add New Source (prom) in the Project4src project:

In the ISE Project Navigator window select Implementation (in the View subwindow) and select Project->New Source.... In the New Source Wizard window type prom in the File Name field, select VHDL Module and click Next. The next New Source Wizard window must be completed as shown in Figure 13.




Figure 13

Clicking Next and Finish, the file prom. vhd is created.

7. Define the behavior of the prom VHDL module:

Remove the green highlighted lines (the comments) and edit the prom. vhd file to look like the one shown in Figure 14.

```
library IEEE;
    use IEEE STD LOGIC 1164 ALL:
 2
    use IEEE NUMERIC STD ALL:
 3
    entity prom is
 5
       generic(PROM A BITS : integer := 4);
 6
       port(ADDR : in std_logic_vector(PROM_A_BITS-1 downto 0);
 7
            R D : out std logic vector(7 downto 0));
 8
   end prom;
9
10
    architecture behavioral of prom is
11
       type RomType is array (0 to 2**PROM A BITS-1) of std logic vector(7 downto 0);
12
13
       constant mem : RomType := (x"48",x"65",x"6c",x"6c",x"6f",x"20",x"57",x"6f",
14
                                 x"72",x"6d",x"64",x"21",x"00",x"00",x"00",x"00");
15
    begin
16
       R_D <= mem(to_integer(unsigned(ADDR)));</pre>
17
18
   end behavioral;
```

Figure 14

In line 12 (Figure 14) the type RomType is defined as a linear array of $2^{PROM_A_BITS}$ x

std_logic_vector(7 downto 0). The $2**PROM_A_BITS-1$ expression means $2^{PROM_A_BITS-1}$. The (0 to $2**PROM_A_BITS-1$) expression means that the first address of a RomType object is equal to 0 and the last address is equal to $2^{PROM_A_BITS-1}$. In lines 14-15 the constant mem of type RomType is defined. The mem(0) is of type std_logic_vector(7 downto 0) and it is equal to X"48", the mem(1) is of type std_logic_vector(7 downto 0) and it is equal to X"65", and so on.

The ASCII representation of the first 12 bytes stored in the prom is Hello World! (space is also considered as a character) [3].

In the ISE Project Navigator window select Implementation (in the View subwindow), select the prom module, right-click on the prom module and select Set as Top Module (click Yes at the Set as Top Module window) and double-click Synthesize - XST (in the Processes subwindow) to verify that the prom's syntax is correct and synthesizable.

Behavioral simulation of the prom module is skipped because its description is very simple.

8. Add New Source (control) in the Project4src project:

In the ISE Project Navigator window, select Project->New Source.... In the New Source Wizard window type control in the File Name field, select VHDL Module and click Next. The next New Source Wizard window must be completed as shown in Figure 15.

New Source Wizard Define Module						
Specify ports for module.						
Entity no	ame conti	rol				
Architecture na	ame Beha	vioral				
Port Name	Directi	on	Bus	MSB	LS	в
CLK	in	_				
RSET	in	▼				
CAN_SEND	in	▼				
PREP_2_SE	out	▼				
PROM ADDR	out	-	~	3	0	-I

Figure 15

Clicking Next and Finish, the file control. vhd is created.

9. Define the behavior of the control VHDL module:

Remove the green highlighted lines (the comments) and edit the control. vhd file to look like the one shown in Figure 16. The control entity consists of a counter and a state machine.

In lines 23-33 (Figure 16) the addr counter counter is described. The output of this counter

drives the prom's ADDR input port (see line 83, Figure 16, and Figure 1). This counter is used to increase the input address of the prom module.

```
library IEEE;
                                                                                           case state is
                                                                             43
    use IEEE STD LOGIC 1164 ALL;
                                                                             44
                                                                                              when INIT =>
    use IEEE NUMERIC STD ALL;
                                                                                                 state <= CHECK SEND;
                                                                             45
                                                                                              when CHECK SEND =>
                                                                             46
    entity control is
                                                                                                 if CAN SEND = '1' and stop addr count = '0' then
 5
                                                                             47
                               : integer := 4;
       generic (PROM A BITS
 6
                                                                             48
                                                                                                    state <= PREPARE:
               READ UNTIL CHR : integer := 12);
 7
       port(CLK, RSET
                         : in STD LOGIC:
                                                                             50
                                                                                                    state <= CHECK SEND;
                         : in STD LOGIC:
            CAN SEND
 9
                                                                             51
                                                                                                 end if:
            PREP 2 SEND : out STD LOGIC;
10
                                                                                              when PREPARE =>
                        : out STD LOGIC VECTOR(PROM A BITS-1 downto 0)); 53
            PROM ADDR
11
                                                                                                 state <= INC PROM ADDR;
12
    end control;
                                                                                              when INC PROM ADDR =>
                                                                             54
13
                                                                             55
                                                                                                 state <= CHECK SEND;
    architecture Behavioral of control is
14
                                                                                           end case;
                                                                             56
15
       type state type is (INIT, CHECK SEND, PREPARE, INC PROM ADDR);
                                                                                        end if:
                                                                             57
       signal state : state type;
                                                                                     end process next state and state register;
16
                                                                             58
17
                                                                             59
       signal addr count rset : std logic;
18
                                                                             60
                                                                                     output calculation :
       signal addr
                               : integer range 0 to 2**PROM A BITS-1;
19
                                                                                     process(state)
                                                                             61
       signal addr count en : std logic;
20
                                                                                    begin
                                                                             62
       signal stop addr count : std logic;
21
                                                                                        case state is
                                                                             63
22
    begin
                                                                                           when INIT =>
                                                                             64
       addr counter :
23
                                                                             65
                                                                                              PREP 2 SEND
                                                                                                               <= '0';
       process(CLK)
24
                                                                             66
                                                                                              addr count rset <= '1';
25
       begin
                                                                                              addr count en
                                                                                                               <= '0';
                                                                             67
          if rising edge(CLK) then
26
                                                                                           when CHECK SEND =>
                                                                             68
             if addr count rset = '1' then
27
                                                                                              PREP 2 SEND
                                                                                                               <= '0';
                                                                             69
                 addr <= 0;
                                                                                              addr count rset <= '0';
28
                                                                             70
29
             elsif addr count en = '1' then
                                                                                              addr count en
                                                                             71
                addr <= addr + 1;
                                                                                           when PREPARE =>
30
                                                                             72
             end if:
31
                                                                             73
                                                                                              PREP 2 SEND
                                                                                                               <= '1';
          end if:
32
                                                                                              addr count rset <= '0';
                                                                             74
       end process addr counter;
33
                                                                                              addr count en
                                                                             75
34
                                                                                           when INC PROM ADDR =>
                                                                             76
       stop addr count <= '1' when addr = READ UNTIL CHR else '0';
                                                                                              PREP 2 SEND
35
                                                                             77
                                                                                                               <= '0';
                                                                                              addr count rset <= '0';
36
                                                                             78
37
       next state and state register :
                                                                                                              <= '1';
                                                                             79
                                                                                              addr count en
       process(CLK, RSET)
38
                                                                             80
                                                                                        end case:
39
       begin
                                                                             81
                                                                                     end process output calculation;
          if RSET = '1' then
40
                                                                             82
41
             state <= INIT;
                                                                                     PROM ADDR <= std logic vector(to unsigned(addr,PROM ADDR'LENGTH));
42
          elsif rising edge(CLK) then
                                                                                end Behavioral;
```

Panagiotis Mousouliotis – Aristotle University of Thessaloniki

The statement in line 35 assigns to the stop_addr_count signal the '1' logic value when the counter's output (addr signal) reaches the READ_UNTIL_CHR value. The READ_UNTIL_CHR value specifies the number of prom words to be read and sent by the transmitter. The stop_addr_count signal is used as input to the Moore FSM described in lines 37-81 (see line 47).

The state diagram that represents the next_state_and_state_register process (lines 37-58) is shown in Figure 17.




Figure 17

When the user presses the RSET button (RSET='1'), the state machine moves asynchronously to the INIT state. At the INIT state the control module initializes internal signals (see lines 65-67). At the next rising edge of the clock the state machine moves to the CHECK_SEND state. If the transmitter is not sending data and the address of the last prom word to be sent is not yet reached (CAN_SEND='1' and stop_addr_count='0'), the state machine moves to the PREPARE state, else it stays at the CHECK_SEND state. At the PREPARE state the control module informs the transmitter to prepare to send (see lines 73-75) the data that the prom holds at address 0. At the next rising edge of the clock the state machine moves to the INC_PROM_ADDR state where the control module increases by one the prom address (see lines 77-79). Finally, at the next rising edge of the clock the state machine returns to the CHECK_SEND state.

In the ISE Project Navigator window select Implementation (in the View subwindow), select the control module, right-click on the control module and select Set as Top Module (click Yes at the Set as Top Module window) and double-click Synthesize - XST (in

the Processes subwindow) to verify that the control's syntax is correct and synthesizable.

10. Behavioral simulation of the control module:

In the ISE Project Navigator window select Project->New Source.... In the New Source Wizard window type control_tb in the File Name field, select VHDL Test Bench and click Next. In the next New Source Wizard window associate the control_tb file with the control module, click Next and then click Finish to create the control_tb.vhd testbench file. Modify the control_tb.vhd testbench file to look like the one in Figure 18.

```
LIBRARY ieee;
                                                                              PREP 2 SEND => PREP 2 SEND.
                                                               3.3
    USE ieee std_logic_1164 ALL:
                                                                             PROM ADDR => PROM ADDR
3
                                                               3.5
                                                                            ) ;
    ENTITY control tb IS
                                                                      -- Clock process definitions
4
    END control_tb;
                                                                      CLK process :process
                                                               37
6
                                                                      begin
                                                               38
   ARCHITECTURE behavior OF control th IS
7
                                                                         CLK <= '0';
                                                               39
       -- Component Declaration for the Unit Under Test (UUT) 40
                                                                         wait for CLK_period/2;
8
        COMPONENT control
9
                                                                         CLK <= '1';
                                                               41
10
        PORT (
                                                                         wait for CLK_period/2;
                                                               42
             CLK : IN std_logic;
11
                                                               43
                                                                       end process:
             RSET : IN std_logic;
12
                                                                      -- Stimulus process
                                                               44
             CAN SEND : IN std_logic;
13
                                                                      stim proc: process
                                                               45
14
             PREP 2 SEND : OUT std logic;
                                                                      begin
                                                               46
             PROM ADDR : OUT std logic vector(3 downto 0)
                                                                                   <= '0';
15
                                                               47
                                                                         RSET
                                                                         CAN SEND <= '0';
16
                                                               48
       END COMPONENT;
17
                                                                         wait for CLK period*5;
                                                               49
       --Inputs
18
                                                                                  <= '1';
                                                               50
                                                                         CAN SEND <= '0';
       signal CLK : std logic := '0';
19
                                                               51
       signal RSET : std_logic := '0';
                                                                         wait for CLK period*1;
20
                                                               52
       signal CAN SEND : std logic := '0';
                                                                                <= '0';
21
                                                                         RSET
                                                               5.3
22
       --Outputs
                                                               54
                                                                         CAN SEND <= '0';
       signal PREP 2 SEND : std logic;
23
                                                                         wait for CLK_period*3;
                                                               5.5
      signal PROM_ADDR : std_logic_vector(3 downto 0);
24
                                                                         RSET
                                                                                  <= '0';
                                                               56
       -- Clock period definitions
25
                                                                         CAN SEND <= '1';
                                                               57
      constant CLK_period : time := 37 ns;
26
                                                                          wait for CLK_period*1;
                                                               58
27 BEGIN
                                                                         RSET
                                                                                <= '0';
                                                               59
      -- Instantiate the Unit Under Test (UUT)
                                                                         CAN_SEND <= '0';
28
                                                               60
29
       uut: control PORT MAP (
                                                                         wait:
                                                               61
             CLK => CLK,
30
                                                               62
                                                                      end process;
              RSET => RSET,
                                                               63 END;
31
              CAN SEND => CAN SEND,
32
```

Figure 18

In the ISE Project Navigator window select Simulation (in the View subwindow), select the <code>control_tb</code> testbench file, expand ISim Simulator (in the Processes subwindow) and double-click Behavioral Check Syntax to check <code>control_tb</code> testbench's syntax.

Right-click Simulate Behavioral Model (in the Processes subwindow) and select Process Properties. Set the Simulation Run Time to 1000 ns and click OK. Now double-click Simulate Behavioral Model to run the simulation as specified by the transmitter_tb testbench file and the ISim Simulation Run Time parameter. Select View->Zoom->To Full View in the ISim simulator window. In the Instances and Processes subwindow expand the control_tb (double-click on it or right-click on it and select Expand) and select the uut. In the Objects subwindow right-click on the state signal and select Add To Wave

Panagiotis Mousouliotis – Aristotle University of Thessaloniki

Window. In the Console window give the following commands (press the enter key after every command): restart and run 1000 ns in order to rerun the simulation and verify the correct operation of the control's state machine (see Figure 19).

Close the ISim simulator window.




Figure 19

11. Add New Source (sadt pck) in the Project4src project:

In the ISE Project Navigator window, select Project->New Source.... In the New Source Wizard window type sadt_pck in the File Name field, select VHDL Package, click Next and then click Finish to create the sadt pck.vhd file.

12. Define the content of the sadt pck VHDL package:

Remove the green highlighted lines (the comments) and edit the sadt_pck.vhd file to look like the one shown in Figure 20.

```
library IEEE;
 1
   use IEEE STD LOGIC 1164 all:
 2
 3
 4
   package sadt pck is
      component prom is
 5
         generic(PROM A BITS : integer := 4);
 6
 7
         port(ADDR : in std_logic_vector(PROM_A_BITS-1 downto 0);
 8
              R_D : out std logic vector(7 downto 0));
     end component;
 9
10
11
      component transmitter is
12
         generic(CLK DIV : integer := 233);
         Port(CLK, RSET : in STD LOGIC;
13
              PREP_2_SEND : in STD_LOGIC;
14
              DATA IN : in STD LOGIC VECTOR(7 downto 0);
15
              CAN_SEND : out STD_LOGIC;
16
              SERIAL OUT : out STD LOGIC);
17
      end component;
18
19
     component control is
20
       generic(PROM_A_BITS : integer := 4;
21
                READ UNTIL CHR : integer := 12);
22
2.3
         port(CLK,RSET : in STD LOGIC;
              CAN_SEND : in STD_LOGIC;
24
              PREP 2 SEND : out STD LOGIC;
25
              PROM ADDR : out STD LOGIC VECTOR(PROM A BITS-1 downto 0));
26
27
      end component;
28 end sadt pck;
```

Figure 20

The package <code>sadt_pck</code> (**Figure 20**) is used for component declaration. This package will be used in the <code>sadt VHDL</code> module to avoid the declaration of the components in the architecture declarative region. This way of component declaration is used when components are used often in many different modules in a big project. This kind of component declaration is mainly used in the current project for demonstration purposes – there is not actual need to use this kind of component declaration.

In the ISE Project Navigator window select Implementation (in the View subwindow), select the sadt pck package and double-click Check Syntax (in the Processes subwindow)

to verify that the sadt pck's syntax is correct.

13. Add New Source (sadt) in the Project4src project:

In the ISE Project Navigator window, select Project->New Source.... In the New Source Wizard window type sadt in the File Name field, select VHDL Module and click Next. The next New Source Wizard window must be completed as shown in Figure 21.




Figure 21

Clicking Next and Finish, the file sadt. vhd is created.

14. Define the structure of the sadt VHDL module:

```
1 library IEEE;
 2 use IEEE STD_LOGIC_1164 ALL;
 3 library work;
 4 use work.sadt_pck.all;
 5
 6 entity sadt is
     generic(CLOCK FREQ : integer := 27000000;
 7
             BAUD RATE : integer := 115200;
 8
             PROM A BITS : integer := 4;
9
             READ UNTIL CHR : integer := 12);
10
      port(CLK,RSET : in STD LOGIC;
11
          SERIAL OUT : out STD LOGIC);
12
13 end sadt;
14
   architecture Structural of sadt is
15
      signal addr : std_logic_vector(PROM_A_BITS-1 downto 0);
16
      signal r d
                      : std logic vector(7 downto 0);
17
18
      signal req_2_send : std_logic;
19
      signal can send : std_logic;
20
21 begin
     part_1 : prom generic map(PROM_A_BITS => PROM_A_BITS)
22
23
        port map(addr,r d);
     part 2 : transmitter
24
        generic map(CLK DIV => (CLOCK FREQ / BAUD RATE) - 1)
25
        port map(CLK,RSET,req 2 send,r d,can send,SERIAL OUT);
26
     part 3 : control
27
         generic map(PROM A BITS => PROM A BITS, READ UNTIL CHR => READ UNTIL CHR)
28
         port map(CLK,RSET,can send,req 2 send,addr);
29
30 end Structural;
```

Figure 22

Remove the green highlighted lines (the comments) and edit the sadt.vhd file to look like the one shown in Figure 22.

In lines 3-4 the use of the <code>sadt_pck</code> package in the <code>sadt</code> module is shown. The <code>work</code> library indicates the working directory (/home/fpga-user/Documents/Project4src) where all the project VHDL source files are saved. The statement use <code>work.sadt_pck.all;</code> means that all the components declared in the <code>sadt_pck</code> package can be used in the <code>sadt_module</code>.

In the ISE Project Navigator window select Implementation (in the View subwindow), right-click on the <code>sadt</code> module and select <code>Set</code> as <code>Top</code> <code>Module</code> (click Yes at the Set as Top Module window), expand Synthesize - XST (in the Processes subwindow) and double-click View RTL Schematic to verify that the <code>sadt</code>'s syntax is correct and synthesizable, and to view the RTL schematic of the <code>sadt</code> module (select Start with a schematic of the top-level block at the Set RTL/Tech Viewer Startup Mode window, click OK and double-click on the schematic to see Figure 23).




Figure 23

15. Behavioral simulation of the sadt module:

In the ISE Project Navigator window select Project->New Source.... In the New Source Wizard window type <code>sadt_tb</code> in the File Name field, select VHDL Test Bench and click Next. In the next New Source Wizard window associate the <code>sadt_tb</code> file with the <code>sadt_module</code>, click Next and then click Finish to create the <code>sadt_tb.vhd</code> testbench file. Modify the <code>sadt_tb.vhd</code> testbench file to look like the one in Figure 24.

```
LIBRARY ieee;
                                                       uut: sadt PORT MAP (
 1
                                                26
   USE ieee.std_logic_1164.ALL;
                                                              CLK => CLK,
                                                27
                                                              RSET => RSET,
 3
                                                28
   ENTITY sadt tb IS
                                                              SERIAL OUT => SERIAL OUT
 4
                                                29
   END sadt tb;
 5
                                                30
                                                       -- Clock process definitions
 6
                                                31
   ARCHITECTURE behavior OF sadt tb IS
                                                       CLK process :process
 7
                                                32
       -- Component Declaration for the
 8
                                                33
                                                       begin
       -- Unit Under Test (UUT)
                                                          CLK <= '0';
9
                                                34
       COMPONENT sadt
                                                          wait for CLK period/2;
10
                                                35
       PORT(
11
                                                36
                                                          CLK <= '1';
            CLK : IN std logic;
                                                          wait for CLK period/2;
12
                                                37
            RSET : IN std logic;
                                                       end process;
13
                                                38
            SERIAL OUT : OUT std logic
                                                       -- Stimulus process
14
                                                39
15
                                                       stim proc: process
            );
                                                40
      END COMPONENT;
                                                       begin
16
                                                41
      --Inputs
                                                          RSET <= '0';
17
                                                42
      signal CLK : std logic := '0';
                                                          wait for CLK_period*2;
18
                                                43
19
      signal RSET : std logic := '0';
                                                          RSET <= '1';
                                                44
      --Outputs
                                                          wait for CLK period*2;
20
                                                45
      signal SERIAL OUT : std_logic;
                                                          RSET <= '0';
21
                                                46
      -- Clock period definitions
22
                                                47
                                                          wait:
23
      constant CLK period : time := 37 ns;
                                                       end process;
                                                48
24 BEGIN
                                                49 END:
     -- Instantiate the Unit Under Test (UUT)
25
```

Figure 24

In the ISE Project Navigator window select Simulation (in the View subwindow), select the sadt_tb testbench file, expand ISim Simulator (in the Processes subwindow) and double-click Behavioral Check Syntax to check sadt_tb testbench's syntax.

Right-click Simulate Behavioral Model (in the Processes subwindow) and select Process Properties. Set the Simulation Run Time to 1100 us and click OK. Now double-click Simulate Behavioral Model to run the simulation as specified by the transmitter_tb testbench file and the ISim Simulation Run Time parameter. Select View->Zoom->To Full View in the ISim simulator window. In the Instances and Processes subwindow expand the sadt_tb (double-click on it or right-click on it and select Expand), expand the uut and select the part_3. In the Objects subwindow right-click on the state signal and select Add To Wave Window. In the Console window give the following commands (press the enter key after every command): restart and run 1100 us in order to rerun the simulation and verify the correct operation of the sadt module (see Figure 25).

In **Figure 25** blue markers indicate the start of a character transmission. Compare the character transmissions to the prom's contents (also shown in **Figure 25**).

Close the ISim simulator window.




Figure 25

16. Generate ICON and VIO cores:

In the ISE Project Navigator window, select Project->New Source.... In the New Source Wizard window, type icon_mod in the File Name field, select IP (CORE Generator & Architecture Wizard) and click Next. In the New Source Wizard window (Select IP), check Only IP compatible with chosen part, expand Debug & Verification, expand ChipScope Pro, select ICON (ChipScope Pro - Integrated Controller) version 1.06.a, click Next and Finish.

In the ICON (ChipScope Pro - Integrated Controller) window click Generate.

In the ISE Project Navigator window, select Project->New Source.... In the New Source Wizard window type vio_mod in the File Name field, select IP (CORE Generator & Architecture Wizard) and click Next. In the New Source Wizard window (Select IP), check Only IP compatible with chosen part, expand Debug & Verification, expand ChipScope Pro, select VIO (ChipScope Pro - Virtual Input/Output) version 1.05.a, click Next and Finish.

In the VIO (ChipScope Pro - Virtual Input/Output) window, check Enable Asynchronous Output Port (Width 1) and click Generate (see Figure 26). The VIO output port will feed the sadt module's RSET input port.




Figure 26

The sadt module and the two cores (ICON and VIO) will be used as components in a single VHDL module - the top module. The ICON and VIO cores are used to provide virtual input to the sadt module.

17. Create and Define the structure of the top VHDL module:

In the ISE Project Navigator window, select Project->New Source.... In the New Source Wizard window type top in the File Name field, select VHDL Module and click Next. The next New Source Wizard window must be completed as shown in Figure 27.




Figure 27

Clicking Next and Finish, the file top. vhd is created.

In the ISE Project Navigator window, select Implementation, select the <code>icon_mod</code> core (in the View subwindow), expand CORE Generator and double-click View HDL Instantiation Template (in the Processes subwindow). Copy the component declaration of the <code>icon_mod</code> core in the <code>top</code> module's architecture declarative region. Copy the instance declaration of the <code>icon_mod</code> core in the <code>top</code> module's architecture body and name the instance <code>part1</code>. Follow the above-mentioned steps for <code>vio_mod</code> core instantiation in the <code>top</code> module and name the instance <code>part2</code>.

Copy the entity declaration of the sadt module to the top module's architecture declarative region and edit it (in the top module) to form the component declaration of the sadt module. Figure 28 shows how to complete top module's description.

In the ISE Project Navigator window, select Implementation, right-click on the top module (in the View subwindow) and select Select as Top Module, select the top module, expand Synthesize – XST (in the Processes subwindow) and double-click Check Syntax to verify that the top module's syntax is correct.

```
library IEEE;
    use IEEE STD LOGIC 1164 ALL:
3
   entity top is
4
     generic(CLOCK_FREQ : integer := 27000000;
 5
 6
              BAUD RATE
                             : integer := 115200;
              BAUD_RATE : integer := 11
PROM_A_BITS : integer := 4;
 7
 8
              READ_UNTIL_CHR : integer := 12);
9
       Port(CLK : in STD LOGIC;
       SERIAL OUT : out STD LOGIC);
10
11
   end top;
12
13
   architecture Structural of top is
14
      component icon mod
15
        PORT (
            CONTROLO : INOUT STD LOGIC VECTOR(35 DOWNTO 0));
16
17
      end component:
18
      component vio_mod
         PORT (
19
            CONTROL : INOUT STD LOGIC VECTOR(35 DOWNTO 0);
20
            ASYNC OUT : OUT STD LOGIC VECTOR(0 TO 0));
21
      end component;
22
      component sadt is
23
      generic(CLOCK_FREQ
                            : integer := 27000000;
24
              BAUD RATE
                            : integer := 115200;
25
              PROM A BITS : integer := 4;
26
              READ UNTIL CHR : integer := 12);
27
      port(CLK, RSET : in STD LOGIC;
28
           SERIAL OUT : out STD LOGIC);
29
      end component;
30
31
      signal CONTROL : STD LOGIC VECTOR(35 DOWNTO 0);
32
      signal ASYNC OUT : STD LOGIC VECTOR(0 TO 0);
33
34 begin
     part1 : icon mod
35
        port map (CONTROL0 => CONTROL);
36
      part2 : vio mod
37
        port map (CONTROL => CONTROL,
38
                   ASYNC OUT => ASYNC OUT);
39
     part3 : sadt
40
                                   => CLOCK FREQ,
       generic map(CLOCK FREQ
41
                     BAUD RATE
                                 => BAUD RATE,
42
                     PROM A BITS => PROM A BITS,
43
                     READ UNTIL CHR => READ UNTIL CHR)
44
         port map(CLK, ASYNC OUT(0), SERIAL OUT);
45
46
47 end Structural;
```

Figure 28

18. Enter Synthesis Constraints and Synthesize the top module:

In the ISE Project Navigator window select Implementation, select the top module (in the View subwindow), right-click Synthesize – XST (in the Processes subwindow) and select Process Properties... to modify options that affect the synthesis process (enter synthesis constraints). In the Process Properties window select HDL Options under Category, modify the FSM Encoding Algorithm value from Auto to One-Hot and click OK to close the window. Double-click Synthesize – XST to synthesize the top module and then right-click on

Synthesize – XST and select View Text Report to view the synthesis report. Under the Low Level Synthesis (in the synthesis report) the one-hot encoding of top module's state machines is presented (see Figure 29).

```
Low Level Synthesis
______
Optimizing FSM <FSM_1> on signal <state[1:4]> with One-Hot encoding.
State | Encoding
init | 0001
check_send | 0010
prepare
         | 0100
inc_prom_addr | 1000
Optimizing FSM <part3/part_2/FSM_0> on signal <state[1:4]> with One-Hot encoding.
State | Encoding
init | 0001
standby | 0010
load_data | 0100
sending | 1000
```

Figure 29

Under the Design Summary (in the synthesis report) the Primitive and Black Box Usage, the Device utilization summary and the Timing Summary can be found (estimated values). Timing Summary is shown in Figure 30.

Figure 30

The **Figure 30** shows that the 27MHz clock can be used in this design without the need of a timing constraint. However, for demonstration purposes, we will try to achieve a minimum period of 6.9 ns.

In the ISE Project Navigator window select Implementation, select the top module, expand Synthesize – XST and double-click View RTL Schematic to view the RTL schematic of the synthesized top module. In the Set RTL/Tech Viewer Startup Mode select Start with a Schematic of the top-level block and click OK. Double-click on the synthesized top module (black-box-like) graphic to view the schematic shown in Figure 31.




Figure 31

19. Create Timing Constraints,do Post-Synthesis I/O Pin Planning and Implement the top module:

In the ISE Project Navigator window select Implementation, select the top module (in the View subwindow), expand User Constraints (in the Processes subwindow) and double-click on Create Timing Constrains. Click Yes to the ISE Project Navigator window to create a UCF file. In the Timing Constraints tabular window, double-click CLK under the Unconstrained Clocks and complete the Clock Period window as shown in Figure 32.

In the Timing Constraints tabular window, click on the newly created entry under the Create Timing Constraints for Clock Domains (Period) table and then click on the Validate Constraints button. Then select File->Save to save the timing constraint for the CLK signal in the top.ucf constraint file and close the Timing Constraints tabular window.

In the ISE Project Navigator window select Implementation, select the top module, expand User Constraints and double-click I/O Pin Planning (PlanAhead) - Post-Synthesis to assign the SERIAL_OUT port of the top module to a specific FPGA pin. In the PlanAhead window, expand the Scalar Ports located in the I/O Ports subwindow, drag-and-drop the CLK port to the AB13 FPGA pin and the SERIAL_OUT port to the B21 FPGA pin (for the spartan-6 FPGA) [4]. In the PlanAhead window select File->Save Design and then close the window.

In the ISE Project Navigator window select Implementation, select the top module (in the View subwindow) and double-click on Implement Design (in the Processes subwindow) to implement the top module (ignore the warnings that arise from the use of the ICON and VIO

cores).




Figure 32

Double-click the Design Summary/Reports to view the exact Device Utilization Summary and the Performance Summary. Click on the All Constraints Met in the Performance Summary table to view the information shown in **Figure 33**.

	∇	Constraint	Check	Worst Case Slack	Best Case Achievable	Timing Errors	Timing Score
1	Yes	TS_CLK = PERIOD TIMEGRP "CLK" 6.9 ns HIGH 50%	SETUP HOLD	2.657ns 0.439ns	4.243ns	0	0 0
2	Yes	TS_U_TO_I = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "I_CLK" 15 ns	SETUP HOLD	11.380ns 1.554ns	3.620ns	0	0 0
3	Yes	TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns	SETUP HOLD	14.102ns 0.456ns	0.898ns	0	0 0
4	Yes	TS_LCLK = PERIOD TIMEGRP "LCLK" 30 ns HIGH 50%	MINPERIOD	28.270ns	1.730ns	0	0
5	Yes	PATH "TS_I_TO_D_path" TIG	MAXDELAY		1.230ns		0
6	Yes	PATH "TS_D_TO_L path" TIG	SETUP		4.064ns		0

Figure 33

Click on the first (${\tt TS_CLK}$) constraint and then right-click on the Maximum Data Path at Slow Process Corner and select Show in Technology Viewer to view the slowest

Panagiotis Mousouliotis – Aristotle University of Thessaloniki

combinational data path of the top module (Figure 34).




Figure 34

Panagiotis Mousouliotis – Aristotle University of Thessaloniki

20. Generate Programming (Configuration) File:

In the ISE Project Navigator window select Implementation, select the top module (in the View subwindow), right-click Generate Programming File (in the Processes subwindow) and select Process Properties. In the Process Properties – Startup Options window select Startup Options category and change FPGA Start-Up Clock property to JTAG Clock, then select Readback Options category and check Create Readback Data files and Create Mask File properties (see **Figure 35**). Click OK to close the Process Properties – Startup Options window. The above changes have been made in order to program the FPGA and verify FPGA programming using JTAG.




Figure 35

Double-click Generate Programming File to complete programming file generation.

21. Configure the FPGA:

In the ISE Project Navigator window double-click Configure Target Device (in the Processes subwindow) and click OK to open Impact. Impact software tool is used for FPGA

configuration. In the ISE iMPACT window double-click Boundary Scan. Right-click on Right click to Add Device or Initialize JTAG chain and select Initialize Chain. Click Yes to the Auto Assign Configuration Files Query Dialog, select Bypass for the xccace device, navigate to /home/fpga-user/Documents/Project4src, select the top.bit file and click Open for the xc6slx45t Spartan-6 FPGA. Click No to the Attach SPI or BPI PROM window. Select Device 2 in the Device Programming Properties window and check the Verify property. Right-click on the xc6slx45t Spartan-6 FPGA and select Program (see Figure 36).




Figure 36

After the Program Succeeded message close the ISE iMPACT window (click No to iMPACT-Save Project window).

22. Test the implemented design using ChipScope and the CuteCom terminal program:

Double-click the CuteCom icon found on the Desktop of the operating system. In the CuteCom window select the options shown in **Figure 37** and then click the Open Device button.




Figure 37

In the ISE Project Navigator double-click Analyze Design Using ChipScope (in the Processes subwindow). Click the Open Cable/Search JTAG Chain icon under the File menu in ChipScope Pro Analyzer window (see Figure 38) and click OK to the ChipScope Pro Analyzer (JTAG Chain Device Order) window.




Figure 38

Double-click the VIO Console (see Figure 39) to open it.




Figure 39

Right-click on the <code>AsyncOut[0]</code>, select Rename... and type RSET in the Input window. Change the RSET input to logic 1 (and press enter) and then back to logic 0 (and press enter) to begin the character transmission from the FPGA board to the PC (see the CuteCom window). The end result is shown in Figure 40.




Figure 40

References

- [1] WIKIPEDIA, Universal asynchronous receiver/transmitter, http://en.wikipedia.org/wiki/UART
- [2] Serial and UART Tutorial, http://www.freebsd.org
- [3] WIKIPEDIA, ASCII, http://en.wikipedia.org/wiki/ASCII
- [4] Xilinx Corporation, SP605 Hardware User Guide, 2011, http://www.xilinx.com