MIPS Final Report

I designed and implemented a simple Microprocessor without Interlocked Pipelined Stages (MIPS). This means that each stage of the processor happens within one clock cycle, and the clock will run relatively slowly. I used a small set of instructions to simplify the assembly code. The instructions I supported are shown in the table under Specification of the Design. In the project, I was only able to use basic Verilog structures because the synthesis tools don't support System Verilog, and there are some Verilog structures the tools don't support either.

When I originally wrote my MIPS processor for simulation, I used the following form for 2D arrays

```
[31:0] curr address;
         req
              [0:12] [31:0] registers;
                      [31:0] return reg;
         assign return reg = registers[12];
                      [31:0] curr instr;
         req
                      [31:0] ALU 1;
                      [31:0] ALU 2;
                      [31:0] ALU OUT;
              [0:31] [31:0] stack;
                      [ 4:0] stack addr;
11
              [0:31] [31:0] memory;
12
              [0:31] [31:0] assembly;
13
```

When I put the Verilog into the "dc.tcl" script, it didn't like the syntax of the registers, memory, stack, and assembly. It gave me errors about being invalid Verilog, which I knew wasn't the case because my simulation ran perfectly with this syntax using iverilog through Cocotb. Below is what I changed the syntax to in order for the "dc.tcl" script to be happy with it.

```
input mips clk;
         output return reg;
         reg [31:0] curr address;
         reg [31:0] registers[12:0];
         //reg [31:0] return reg;
         reg [31:0] curr instr;
         reg [31:0] ALU 1;
         reg [31:0] ALU 2;
         reg [31:0] ALU OUT;
         reg [31:0] stack[0:31];
11
12
         reg [ 4:0] stack addr;
         reg [31:0] memory[0:31];
13
         reg [31:0] assembly[0:31];
14
```

This was fine, the only real difference was where I had to specify that I was using 2D arrays. Instead of doing "[size1] [size2] name", I used "[size1] name [size2]". After doing a little

more research this is a more common/better way to write 2D arrays in Verilog anyway. However; this didn't solve all of the issues.

When I tried to run the above through "place.tcl", and solve different errors, I got to the error "check line 5 near the text [for the issue: 'syntax error'". Meaning that Innovus doesn't agree with dc_shell on how 2D Verilog arrays should be instantiated if Innovus supports 2D arrays at all.

Motivation

I chose this project because I have previously designed processors in other classes, but never got to synthesize them. I thought it would be interesting to see how a processor is laid out in transistors.

Specification of the Design


I designed a MIPS processor, that implemented a variety of opcodes. I included four memory types: assembly, stack, memory, and registers. Using these four memory locations and an ALU, the processor is able to do a lot of basic programs. I used my golden model to output the assembly, using C #define macros to make the assembly more human-readable. See the below table for the available OpCodes.

Name	OpCode	Meaning	
NOOP	0x0	Do nothing	
Load	0x1	Load from memory into a register	
Load Number	0x2	Load a scalar into the register	
Store	0x3	Store from the register to memory	
Add	0x4	Add two registers	
Subtract	0x5	Subtract two registers	
XOR	0x6	XOR two registers into a single register	
And	0x7	AND individual bits in two registers into one register	
Jump	0x8	Jump to address	
Jump if non 0	0x9	Jump to address if the given register is not 0	
Push	0xA	Push the register value onto the stack	
Pop	0XB	Pop the top value off the stack	

The OpCodes were implemented in the following manner.

OPCODE	DESTINATION	SOURCE 1	SOURCE 2	Formula
NOOP	-	-	-	-
LOAD	Destination Register	-	Memory Address	*Register = *Memory
LDNM	Destination Register	-	Static Number	*Register = num
STR	Memory Address	-	Source Register	*Memory = *Register
ADD	Destination Register	Source Register 1	Source Register 2	*Destination = *SRC1 + *SRC2
SUB	Destination Register	Source Register 1	Source Register 2	*Destination = *SRC1 - *SRC3
XOR	Destination Register	Source Register 1	Source Register 2	*Destination = *SRC1 XOR *SRC4
AND	Destination Register	Source Register 1	Source Register 2	*Destination = *SRC1 & *SRC5
JMP	Jump address	-	-	Jump to Jump address
JMP0	Jump address	-	Source Register	Jump if *SRC != 0
PUSH	-	-	Source Register	*Stack = *SRC
POP	Destination Register	-	-	*Destination = *Stack

Block Diagram



Simulation Results

For the simulation, I used Cocotb. Cocotb is a Python library/package that reads and simulates HDLs for easy test benches. I chose Cocotb because I have used it previously in my job and it worked well. All the code I included in the Appendix: Code.

I chose to verify that my Verilog was working correctly by comparing the values at each register, memory location, and stack address for each clock cycle to the output of my golden model outputs, for which I had printed the same information. A summary of the results is shown below. The most important thing to watch for is at the end when all memory locations should match, since the assembly I wrote for it output all results to memory.

```
From the Cocotb simulation

*************

Mem[ 0] = 0xF - 15

Mem[ 1] = 0x3DB - 987

Mem[ 2] = 0x3 - 3

Mem[ 3] = 0xF - 15

Mem[ 4] = 0xC - 12

Mem[ 5] = 0x3 - 3

From the golden model output

**********Done********

Mem[ 0] = 0xF - 15

Mem[ 1] = 0x3DB - 987

Mem[ 2] = 0x3 - 3

Mem[ 3] = 0xF - 15
```

Synthesis Results

Area Report

Mem[4] = 0xC - 12Mem[5] = 0x3 - 3

Report : area Design : s35932

Version: T-2022.03-SP2

Date: Wed Apr 19 11:44:18 2023

Information: Updating design information... (UID-85)

Library(s) Used:

No libraries used.

Number of ports: 2
Number of nets: 0
Number of cells: 0

Number of combinational cells: 0
Number of sequential cells: 0
Number of macros/black boxes: 0

Number of buf/inv: 0
Number of references: 0

Combinational area: 0.000000 Buf/Inv area: 0.000000

Noncombinational area: 0.000000 Macro/Black Box area: 0.000000

Net Interconnect area: undefined (Wire load has zero net area)

Total cell area: 0.000000

Total area: undefined

1

Timing Report

Report: timing
-path full
-delay max
-max_paths 1
Design: s35932

Version: T-2022.03-SP2

Date: Wed Apr 19 11:44:18 2023

Operating Conditions: TCCOM Library: fsd0a a generic core tt1v25c

Wire Load Model Mode: enclosed

Startpoint: return reg (internal pin)

Endpoint: return_reg (output port clocked by mips_clk)

Path Group: (none) Path Type: max

Point	Incr Path
return_reg (out) data arrival time	0.00 0.00 r 0.00
(D. 4.: 1)	

(Path is unconstrained)

1

Violation Report

Report : constraint -all_violators
Design : s35932

Version: T-2022.03-SP2


Date: Wed Apr 19 11:44:18 2023

This design has no violated constraints.

1

Place and Route Results

Placement and routing didn't work, due to dc_shell and Innovus not agreeing on how 2D Verilog arrays should be written. The only placement/floorplan I got is shown in the figure below.



Verification Results

Because placement and routing didn't work, the verification script was never written.

Appendix: Code

Golden Model

Defs.h

```
#ifndef DEFS H
#define DEFS H
#define STACK LEN 32
#define NUM REG 12
#define MEM LEN 32
#define ASSEMBLY LEN 32
  uint16 t opcode;
  uint8 t dest;
  uint8 t src2;
#define NOOP 0b00000000 // NOOP
#define LOAD 0b00000001 // Load from memory
#define LDNM 0b00000010 // Load number
#define STR 0b0000011
#define ADD 0b0000100
```

```
#define SUB 0b00000101 // Subtract
#define XOR 0b00000110 // XOR
#define AND 0b00000111 // AND
#define JMP 0b00001000 // Jump
#define JMP0 0b00001001 // Jump if non 0
#define PUSH 0b00001010 // Push to stack
#define POP 0b00001011 // Pop from stack
#define REG 0 0b00000000
#define REG 1 0b00000001
#define REG 2 0b00000010
#define REG 3 0b00000011
#define REG 4 0b00000100
#define REG 5 0b00000101
#define REG 6 0b00000110
#define REG 7 0b00000111
#define REG 8 0b00001000
#define REG 9 0b00001001
#define REG A 0b00001010
#define REG B 0b00001011
#define REG R 0b00001100
#define ADDR 0b00001101
#define INSTR 0b00001110
#define STACK 0b00001111
#define NULL REG 0b00000000
#endif // DEFS H
```

Mips.c

```
#include <stdint.h>
#include <stdbool.h>
#include <stdlib.h>
#include <stdio.h>
#include "defs.h"
```

```
instruction t fib assembly[ASSEMBLY LEN] = {
  {.opcode = NOOP, .dest = NULL REG, .src1 = NULL REG, .src2 = NULL REG
},
  {.opcode = LDNM, .dest = REG_A, .src1 = NULL_REG, .src2 = 0x1},
  {.opcode = LDNM, .dest = REG B, .src1 = NULL REG, .src2 = 0x0},
  {.opcode = LDNM, .dest = REG 1, .src1 = NULL REG, .src2 = 0x0},
// Load the first two Fibonacci numbers
  {.opcode = LDNM, .dest = REG 2, .src1 = NULL REG, .src2 = 0x1},
  {.opcode = SUB, .dest = REG 0, .src1 = REG 0, .src2 = REG A},
// Add the two Fib numbers
  {.opcode = ADD, .dest = REG 1, .src1 = REG 2, .src2 = REG B},
  {.opcode = ADD, .dest = REG 2, .src1 = REG 3, .src2 = REG B},
  {.opcode = JMP0, .dest = 0x6, .src1 = NULL REG, .src2 = REG 0},
  {.opcode = STR, .dest = 0x1, .src1 = NULL REG, .src2 = REG 3},
  {.opcode = LOAD, .dest = REG_1, .src1 = NULL_REG, .src2 = 0x3},
  {.opcode = AND, .dest = REG_2, .src1 = REG_1, .src2 = REG_0},
  {.opcode = PUSH, .dest = NULL REG, .src1 = NULL REG, .src2 = REG 2},
  {.opcode = XOR, .dest = REG_2, .src1 = REG_1, .src2 = REG_0},
```

```
{.opcode = PUSH, .dest = NULL REG, .src1 = NULL REG, .src2 = REG 2},
   {.opcode = POP, .dest = REG_0, .src1 = NULL_REG, .src2 = NULL_REG},
   {.opcode = POP, .dest = REG 0, .src1 = NULL REG, .src2 = NULL REG},
  {.opcode = NOOP, .dest = NULL REG, .src1 = NULL REG, .src2 = NULL REG
},
  {.opcode = STR, .dest = 0x6, .src1 = NULL REG, .src2 = REG 3},
   {.opcode = NOOP, .dest = NULL REG, .src1 = NULL REG, .src2 = NULL REG
   {.opcode = NOOP, .dest = NULL REG, .src1 = NULL REG, .src2 = NULL REG
   {.opcode = NOOP, .dest = NULL REG, .src1 = NULL REG, .src2 = NULL REG
   {.opcode = NOOP, .dest = NULL REG, .src1 = NULL REG, .src2 = NULL REG
   {.opcode = NOOP, .dest = NULL REG, .src1 = NULL REG, .src2 = NULL REG
   {.opcode = JMP, .dest = 31, .src1 = NULL REG, .src2 = NULL REG
uint32 t fib memory[MEM LEN] = {
  0xF, // Fib number to calculate (+1)
  0xF,
};
```

```
#define print info print register info(curr addr, curr instr, return reg,
ALU 1, ALU 2, ALU OUT, registers, stack)
void print register info(uint32 t curr addr, instruction t curr instr,
uint32 t return reg, uint32 t ALU 1, uint32 t ALU 2, uint32 t ALU OUT,
uint32 t registers[], uint32_t stack[]) {
  printf("Current Address: 0x%X\n", curr addr);
  printf("Current Instruction:\n");
  printf("\tOPCODE: 0x%X\n", curr instr.opcode);
  printf("\tDest: 0x%X\n", curr instr.dest);
  printf("\tSRC1: 0x%X\n", curr instr.src1);
  printf("\tSRC2: 0x%X\n", curr instr.src2);
  printf("ALU 1: 0x%X\n", ALU 1);
  printf("ALU 2: 0x%X\n", ALU 2);
  printf("ALU OUT: 0x%X\n", ALU OUT);
  printf("Return Reg: 0x%X\n", return reg);
      printf("Reg %2d: 0x%X \tStack[%2d]: 0x%X\n", i, registers[i], i,
stack[i]);
void printbin(uint32 t num, int bits) {
      printf("%d", (num >> i) & 1);
void print assembly(instruction t assembly[]) {
   for (int i = 0; i < ASSEMBLY LEN; i++) {</pre>
      printbin(assembly[i].opcode, 8);
      printbin(assembly[i].dest, 8);
      printbin(assembly[i].src1, 8);
      printbin(assembly[i].src2, 8);
      printf("\n");
void main() {
```

```
instruction t *assembly = fib assembly;
uint32 t registers[NUM REG] = {};
uint32 t return reg = 0;
while (true) {
    curr instr = assembly[curr addr++];
    switch(curr instr.opcode) {
           ALU 1 = registers[curr instr.src1];
            ALU 2 = registers[curr instr.src2];
        default:
            printf("Error! INVALID OPCODE info prep\n");
            exit(2);
```

```
break;
switch(curr_instr.opcode) {
       break;
       break;
       printf("Error! INVALID OPCODE ALU\n");
```

```
registers[curr instr.dest] = memory[curr instr.src2];
break;
registers[curr instr.dest] = curr instr.src2;
break;
memory[curr instr.dest] = registers[curr instr.src2];
curr addr = curr instr.dest;
break;
if (registers[curr instr.src2] != 0) {
stack[stack index++] = registers[curr instr.src2];
registers[curr instr.dest] = stack[--stack index];
    return reg = ALU OUT;
```

```
registers[curr_instr.dest] = ALU_OUT;
           break;
       default:
           printf("Error! INVALID OPCODE Memory\n");
           exit(2);
           break;
       break;
printf("********Done********\n");
   printf("Mem[%2d] = 0x%X - %d\n", i, memory[i], memory[i]);
printf("\n\n");
print assembly(assembly);
```

Mips.v

```
reg [0:31] [31:0] stack;
reg [7:0] opcode;
reg [7:0] dest;
assign {opcode, dest, src1, src2} = curr instr;
localparam LOAD = 8'h1;
localparam LDNM = 8'h2;
localparam ADD = 8'h4;
localparam JMP0 = 8'h9;
localparam PUSH = 8'hA;
localparam POP = 8'hB;
  assembly[ 2] <= 32'b000000101000010100000000000000001;
  assembly[ 5] <= 32'b00000010000001000000000000000001;</pre>
  assembly[ 6] <= 32'b0000010100000000000000000001010;</pre>
  assembly[ 7] <= 32'b0000010000000110000000100000010;</pre>
  assembly[ 8] <= 32'b000001000000010000001000001011;</pre>
  assembly[ 9] <= 32'b00000100000001000000110000111;</pre>
  assembly[11] <= 32'b00000011000000100000000000011;
  assembly[13] <= 32'b0000000100000010000000000011;
```

```
assembly[24] <= 32'b00000011000001100000000000011;
memory[ 0] <= 32'hF; // Fib number to calculate (+1)</pre>
memory[ 1] <= 32'h0; // Fib answer
memory[ 2] <= 32'h3; // Checking other opcodes with store and load
memory[ 3] <= 32'hF;
memory[ 4] <= 32'h0;
memory[ 5] <= 32'h0;
memory[ 6] <= 32'h0;
memory[ 7] <= 32'h0;
memory[ 8] <= 32'h0;
memory[ 9] <= 32'h0;
memory[10] <= 32'h0;
memory[11] <= 32'h0;
memory[12] <= 32'h0;
memory[13] <= 32'h0;
memory[14] <= 32'h0;
memory[15] <= 32'h0;
memory[16] <= 32'h0;
memory[17] <= 32'h0;
memory[18] <= 32'h0;
memory[19] <= 32'h0;
memory[20] <= 32'h0;
memory[21] <= 32'h0;
```

```
memory[22] <= 32'h0;
memory[23] <= 32'h0;
memory[24] <= 32'h0;
memory[25] <= 32'h0;
memory[26] <= 32'h0;
memory[27] <= 32'h0;
memory[28] <= 32'h0;
memory[29] <= 32'h0;
memory[30] <= 32'h0;
memory[31] <= 32'h0;
registers[0] <= 32'h0;</pre>
registers[2] <= 32'h0;</pre>
registers[4] <= 32'h0;</pre>
registers[6] <= 32'h0;</pre>
registers[7] <= 32'h0;</pre>
registers[8] <= 32'h0;</pre>
registers[10] <= 32'h0;</pre>
registers[12] <= 32'h0;</pre>
stack[2]
              <= 32'h0;
stack[4]
              <= 32'h0;
stack[13]
```

```
<= 32'h0;
   stack[24] <= 32'h0;
   stack[25]
   stack[27]
   stack[28] <= 32'h0;
always@(posedge clk) begin
    curr instr <= assembly[curr address];</pre>
   case (opcode)
       JMP:
           curr address <= dest;</pre>
       JMP0: begin
           if (registers[src2] != 0)
              curr address <= dest;</pre>
   case (opcode)
```

```
LOAD:
    registers[dest] <= memory[src2];</pre>
LDNM:
    registers[dest] <= src2;</pre>
STR:
    memory[dest] <= registers[src2];</pre>
PUSH: begin
    stack[stack addr] <= registers[src2];</pre>
    registers[dest] <= stack[stack addr - 1];</pre>
    registers[dest] <= registers[src1] + registers[src2];</pre>
    registers[dest] <= registers[src1] - registers[src2];</pre>
XOR:
    registers[dest] <= registers[src1] ^ registers[src2];</pre>
    registers[dest] <= registers[src1] & registers[src2];</pre>
```

Cocotb Test Bench

```
import cocotb
from cocotb.clock import Clock
from cocotb.triggers import FallingEdge, ClockCycles
REG LEN = 32
NUM REG = 12
def get stack(dut):
  stack_depth = int(len(stack_str) / REG LEN)
  for address in range(stack depth):
      stack.append([])
           stack[address].append(stack str[index + (address * REG LEN)])
  for point in stack:
       int_stack.append(int(''.join(bit for bit in point),2))
def get mem(dut):
  memory depth = int(len(mem str) / REG LEN)
  for address in range(memory_depth - 1):
      memory.append([])
          to put = mem str[index + (address * REG LEN)]
          memory[address].append(to put)
       int mem.append(int("".join(bit for bit in mem),2))
def get registers(dut):
   reg str = str(dut.registers.value)
```

```
registers = []
   for reg in range(NUM REG):
      registers.append([])
          registers[-1].append(reg str[index + (reg * REG LEN)])
  for reg in registers:
      int_reg.append(int("".join(bit for bit in reg),2))
  return int reg
def get bin value(input) -> str:
  if 'x' in str(input):
      return str(input)
  else:
      return f"{int(str(input),2):X}"
def print dut status(dut):
  print(f"Current Address: 0x{get bin value(dut.curr address.value)}")
  print("Current Instruction")
  print(f"\tOPCODE: 0x{get bin value(dut.opcode.value)}")
  print(f"\tDest: 0x{get bin value(dut.dest.value)}")
  print(f"\tSRC1: 0x{get bin value(dut.src1.value)}")
  print(f"\tSRC2: 0x{get bin value(dut.src2.value)}")
  print(f"Return Reg: 0x{get bin value(dut.return reg.value)}")
  registers = get registers(dut)
  stack = get stack(dut)
  for index in range(len(registers)):
      print(f"Req {index:2}: 0x{reqisters[index]:X} \tStack[{index:2}]:
0x{stack[index]:X}")
@cocotb.test()
async def test run(dut):
  cocotb.start soon(clock.start())
  await ClockCycles(dut.clk, 1)
  while (int(str(dut.curr address.value),2) < 31):</pre>
      await ClockCycles(dut.clk, 1)
```

```
print_dut_status(dut)
print("**********Done*********")

memory = get_mem(dut)
for index in range(len(memory)):
    print(f"Mem[{index:2}] = 0x{memory[index]:X} - {memory[index]}")

# Got these from the golden model
assert memory[0] == 0xF
assert memory[1] == 0x3DB
assert memory[2] == 0x3
assert memory[3] == 0xF
assert memory[4] == 0xC
assert memory[5] == 0x3
assert memory[6] == 0x0
```