

Homework 4

Problem 1

You are synthesizing a chip composed of random logic with an average activity factor of 0.1. You are using a standard cell process with an average switching capacitance of 450 pF/mm². Estimate the dynamic power consumption of your chip if it has an area of 70 mm² and runs at 450 MHz at VDD=0.9V.

$$P_{\text{dynamic}} = P_{\text{switching}} + P_{\text{shortcircuit}}$$

$$P_{\text{shortcircuit}} \approx 0$$

$$P_{\text{switching}} = \alpha C V_{\text{DD}}^2 f$$

```
In [ ]: # P switching
alpha = 0.1
C_A = 450e-12 # pf/mm2
A = 70 # mm2
C = C_A * A # pf
f = 450e6
Vdd = 0.9

alpha * C * Vdd**2 * f
```

```
Out[ ]: 1.1481750000000002
```

$$P_{\text{dynamic}} = 1.148$$

Problem 2

Determine the activity factor for the signal shown in Figure 5.34. The clock rate is 1 GHz




FIGURE 5.34 Signal for Exercise 5.4

The activity factor is 1/2 because out of 10 clock cycles, 5 of them are high, and 5 are low.


Problem 3

Derive the switching probabilities in Table 5.1.

Gate	P_Y
AND2	$P_A P_B$
AND3	$P_A P_B P_C$
OR2	$1 - \bar{P}_A \bar{P}_B$
NAND2	$1 - P_A P_B$
NOR2	$\bar{P}_A \bar{P}_B$
XOR2	$P_A \bar{P}_B + \bar{P}_A P_B$


Problem 3

AND2




00	0
01	0
10	0
11	1 ← $P_A \& P_B$

AND3




000	0
001	0
010	0
011	0
100	0
101	0
110	0
111	1 ← $P_A \& P_B \& P_C$

OR2




00	0 ← $\bar{P}_A \bar{P}_B$
01	1
10	1
11	1

NAND2



00	1
01	1
10	1
11	0 ← $P_A P_B$

NOR2



00	1 ← $\bar{P}_A \& \bar{P}_B$
01	0
10	0
11	0

XOR2

00	0
01	1
10	1
11	0

$$\bar{P}_A \& P_B$$

$$P_A \& \bar{P}_B$$

Problem 4

Construct a table similar to Table 5.2 for a 2-input NOR gate. (Assuming V_s is between A and B PMOS)

$$I_{gn} = 6.3nA \quad I_{gp} = 0$$

Ioffn = 5.6nA Ioffp = 9.3nA

Input State	I _{sub}	I _{gate}	I _{total}	Vx
00	11.2	0	11.2	Stack Effect
01	9.3	6.3	15.6	Vt
10	9.3	6.3	15.6	1
11	≈1	12.6	13.6	1