

















DRV8833 SLVSAR1E - JANUARY 2011 - REVISED JULY 2015

DRV8833 Dual H-Bridge Motor Driver

Features

- **Dual-H-Bridge Current-Control Motor Driver**
 - Can Drive Two DC Motors or One Stepper Motor
 - Low MOSFET ON-Resistance: HS + LS 360
- Output Current (at $V_M = 5 \text{ V}, 25^{\circ}\text{C}$)
 - 1.5-A RMS, 2-A Peak per H-Bridge in PWP and RTY Package Options
 - 500-mA RMS, 2-A Peak per H-Bridge in PW Package Option
- Outputs can be in Parallel for
 - 3-A RMS, 4-A Peak (PWP and RTY)
 - 1-A RMS, 4-A Peak (PW)
- Wide Power Supply Voltage Range: 2.7 to 10.8 V
- PWM Winding Current Regulation and Current Limiting
- Thermally Enhanced Surface-Mount Packages

2 Applications

- **Battery-Powered Toys**
- **POS Printers**
- Video Security Cameras
- Office Automation Machines
- **Gaming Machines**
- Robotics

3 Description

The DRV8833 device provides a dual bridge motor driver solution for toys, printers, and mechatronic applications.

The device has two H-bridge drivers, and can drive two DC brush motors, a bipolar stepper motor, solenoids, or other inductive loads.

The output driver block of each H-bridge consists of N-channel power MOSFETs configured as an Hbridge to drive the motor windings. Each H-bridge includes circuitry to regulate or limit the winding current.

Internal shutdown functions with a fault output pin are provided for overcurrent protection, short-circuit protection. undervoltage lockout, overtemperature. A low-power sleep mode is also provided.


The DRV8833 is packaged in a 16-pin WQFN package with PowerPAD™ (Eco-friendly: RoHS & no Sb/Br).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
	TSSOP (16)	5.00 mm × 4.40 mm	
DRV8833	HTSSOP (16)	5.00 mm × 4.40 mm	
	WQFN (16)	4.00 mm × 4.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Page



Table of Contents

1	Features 1		8.1 Application Information	1:
2	Applications 1		8.2 Typical Application	12
3	Description 1	9	Power Supply Recommendations	14
4	Revision History2		9.1 Bulk Capacitance	14
5	Pin Configuration and Functions3		9.2 Power Supply and Logic Sequencing	14
6	Specifications5	10	Layout	15
•	6.1 Absolute Maximum Ratings 5		10.1 Layout Guidelines	
	6.2 ESD Ratings5		10.2 Layout Example	
	6.3 Recommended Operating Conditions 5		10.3 Thermal Considerations	
	6.4 Thermal Information		10.4 Power Dissipation	16
	6.5 Electrical Characteristics	11	Device and Documentation Support	17
	6.6 Typical Characteristics 7		11.1 Documentation Support	
7	Detailed Description 8		11.2 Community Resources	
-	7.1 Overview 8		11.3 Trademarks	17
	7.2 Functional Block Diagram 8		11.4 Electrostatic Discharge Caution	
	7.3 Feature Description9		11.5 Glossary	17
	7.4 Device Functional Modes11	12	3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4,	
8	Application and Implementation 12		Information	17

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Cł	Changes from Revision D (March 2015) to Revision E				
•	Updated Features bullets to include specifications for other packages	1			
•	Added note back to Pin Functions regarding the different I/O types	3			
•	Corrected the device name and current regulation description in Overview	8			
•	Corrected output current to 1.5-A RMS from 700-mA RMS	8			

Changes from Revision C (January 2013) to Revision D

 Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



5 Pin Configuration and Functions



Pin Functions

	PIN				EXTERNAL COMPONENTS
NAME	WQFN	HTSSOP, TSSOP	I/O ⁽¹⁾	DESCRIPTION	OR CONNECTIONS
POWER AN	D GROUND				
GND	11 PPAD	13		Device ground. HTSSOP package has PowerPAD.	Both the GND pin and device PowerPAD must be connected to ground.
VINT	12	14	_	Internal supply bypass	Bypass to GND with 2.2-µF, 6.3-V capacitor.
VM	10	12	_	Device power supply	Connect to motor supply. A 10-µF (minimum) ceramic bypass capacitor to GND is recommended.
VCP	9	11	Ю	High-side gate drive voltage	Connect a 0.01-µF, 16-V (minimum) X7R ceramic capacitor to VM.
CONTROL					
AIN1	14	16	1	Bridge A input 1	Logic input controls state of AOUT1. Internal pulldown.
AIN2	13	15	I	Bridge A input 2	Logic input controls state of AOUT2. Internal pulldown.
BIN1	7	9	I	Bridge B input 1	Logic input controls state of BOUT1. Internal pulldown.
BIN2	8	10	1	Bridge B input 2	Logic input controls state of BOUT2. Internal pulldown.
nSLEEP	15	1	I	Sleep mode input	Logic high to enable device, logic low to enter low-power sleep mode and reset all internal logic. Internal pulldown.

(1) I = Input, O = Output, OZ = Tri-state output, OD = Open-drain output, IO = Input/output



Pin Functions (continued)

PIN				EXTERNAL COMPONENTS	
NAME	WQFN	HTSSOP, TSSOP	I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
STATUS					
nFAULT	6	8	OD	Fault output	Logic low when in fault condition (overtemperature, overcurrent)
OUTPUT					
AISEN	1	3	Ю	Bridge A ground / I _{SENSE}	Connect to current sense resistor for bridge A, or GND if current control not needed
BISEN	4	6	Ю	Bridge B ground / I _{SENSE}	Connect to current sense resistor for bridge B, or GND if current control not needed
AOUT1	16	2	0	Bridge A output 1	Commont to market winding A
AOUT2	2	4	0	Bridge A output 2	Connect to motor winding A
BOUT1	5	7	0	Bridge B output 1	Connect to motor winding B
BOUT2	3	5	0	Bridge B output 2	Connect to motor winding B



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
VM	Power supply voltage	-0.3	11.8	V
	Digital input pin voltage	-0.5	7	V
	xISEN pin voltage	-0.3	0.5	V
	Peak motor drive output current	Internally limited		Α
TJ	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-60	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Flootroototio	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±4000	
V ₍	ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

 $T_A = 25$ °C (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{M}	Motor power supply voltage range ⁽¹⁾	2.7	10.	3 V
V_{DIGIN}	Digital input pin voltage range	-0.3	5.7	5 V
I _{OUT}	RTY package continuous RMS or DC output current per bridge ⁽²⁾		1.	5 A

- (1) R_{DS(ON)} increases and maximum output current is reduced at VM supply voltages below 5 V.
- (2) $V_M = 5 \text{ V}$, power dissipation and thermal limits must be observed.

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	RTY (WQFN)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	40.5	37.2	103.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	32.9	34.3	38	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	28.8	15.3	48.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.6	0.3	3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	11.5	15.4	47.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4.8	3.5	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

 $T_{A} = 25^{\circ}C$ (unless otherwise noted)

. _A – 25 C	(unless otherwise noted)	TEST CONDITIONS	N/INI	TVD	MAY	LINUT
DOWED 6	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S						
I _{VM}	VM operating supply current	V _M = 5 V, xIN1 = 0 V, xIN2 = 0 V		1.7	3	mA
I _{VMQ}	VM sleep mode supply current	$V_{M} = 5 \text{ V}$		1.6	2.5	μA
V _{UVLO}	VM undervoltage lockout voltage	V _M falling			2.6	V
V _{HYS}	VM undervoltage lockout hysteresis			90		mV
LOGIC-LE	EVEL INPUTS					
V_{IL}	Input low voltage	nSLEEP			0.5	V
۷IL	input low voitage	All other pins			0.7	V
\/	Input high voltage	nSLEEP	2.5			V
V _{IH}	Input high voltage	All other pins	2			V
V _{HYS}	Input hysteresis			0.4		V
		nSLEEP		500		
R_{PD}	Input pulldown resistance	All except nSLEEP		150		kΩ
I _{IL}	Input low current	VIN = 0			1	μA
		VIN = 3.3 V, nSLEEP		6.6	13	-
I _{IH}	Input high current	VIN = 3.3 V, all except nSLEEP		16.5	33	μA
t _{DEG}	Input deglitch time			450		ns
	OUTPUT (OPEN-DRAIN OUTPUT)	1				
V _{OL}	Output low voltage	I _O = 5 mA			0.5	V
I _{OH}	Output high leakage current	V _O = 3.3 V			1	μA
H-BRIDG		0				·
	HS FET on resistance	V _M = 5 V, I _O = 500 mA, T _J = 25°C		200		
		$V_{M} = 5 \text{ V}, I_{O} = 500 \text{ mA}, T_{J} = 85^{\circ}\text{C}$			325	
		$V_{M} = 2.7 \text{ V, I}_{O} = 500 \text{ mA, T}_{J} = 25^{\circ}\text{C}$		250		
		$V_{M} = 2.7 \text{ V, } I_{O} = 500 \text{ mA, } T_{J} = 85^{\circ}\text{C}$			350	
$R_{DS(ON)}$		$V_{M} = 5 \text{ V, } I_{O} = 500 \text{ mA, } T_{J} = 25^{\circ}\text{C}$		160		mΩ
		$V_{M} = 5 \text{ V}, V_{O} = 500 \text{ mA}, V_{J} = 25 \text{ C}$ $V_{M} = 5 \text{ V}, V_{O} = 500 \text{ mA}, V_{J} = 85 \text{ C}$		100	275	
	LS FET on resistance	$V_{M} = 3.7 \text{ V, } I_{O} = 500 \text{ mA}, I_{J} = 63.0 \text{ C}$ $V_{M} = 2.7 \text{ V, } I_{O} = 500 \text{ mA}, T_{J} = 25^{\circ}\text{C}$		200	213	
		$V_{M} = 2.7 \text{ V}, I_{O} = 500 \text{ mA}, I_{J} = 25 \text{ C}$ $V_{M} = 2.7 \text{ V}, I_{O} = 500 \text{ mA}, T_{J} = 85 \text{ C}$		200	300	
1	Off-state leakage current	$V_M = 5 \text{ V}, T_J = 25^{\circ}\text{C}, V_{OUT} = 0 \text{ V}$			1	μA
I _{OFF} Motor [v _M = 3 v, 1j = 23 c, v _{OUT} = 0 v	-1		1	μΑ
,	Current control PWM frequency	Internal PWM frequency		50		kHz
J PWM	Rise time	$V_{\rm M} = 5 \text{ V}$, 16 Ω to GND, 10% to 90% $V_{\rm M}$		180		
t _R	Fall time	$V_{\rm M} = 5 \text{ V}, 16 \Omega \text{ to GND}, 10\% \text{ to 90\% } V_{\rm M}$ $V_{\rm M} = 5 \text{ V}, 16 \Omega \text{ to GND}, 10\% \text{ to 90\% } V_{\rm M}$		160		ns
t _F	Propagation delay INx to OUTx	$V_{M} = 5 \text{ V}$, 10 12 to GND, 10 % to 90 % V_{M}		1.1		ns
t _{PROP}	Dead time ⁽¹⁾					μs
t _{DEAD}	FION CIRCUITS	V _M = 5 V		450		ns
_				0.0		Λ.
I _{OCP}	Overcurrent protection trip level		2	3.3		Α
t _{DEG}	OCP Deglitch time		4	4.0=		μs
t _{OCP}	Overcurrent protection period			1.35		ms
t _{TSD}	Thermal shutdown temperature	Die temperature	150	160	180	°C

⁽¹⁾ Internal dead time. External implementation is not necessary.




Electrical Characteristics (continued)

 $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
CURRENT CONTROL								
V_{TRIP}	xISEN trip voltage		160	200	240	mV		
t _{BLANK}	Current sense blanking time			3.75		μs		
SLEEP MODE								
t _{WAKE}	Start-up time	nSLEEP inactive high to H-bridge on			1	ms		

6.6 Typical Characteristics





7 Detailed Description

7.1 Overview


The DRV8833 device is an integrated motor driver solution for brushed DC or bipolar stepper motors. The device integrates two NMOS H-bridges and current regulation circuitry. The DRV8833 can be powered with a supply voltage from 2.7 to 10.8 V and can provide an output current up to 1.5-A RMS.

A simple PWM interface allows easy interfacing to the controller circuit.

The current regulation is a fixed frequency PWM slow decay.

The device includes a low-power sleep mode, which lets the system save power when not driving the motor.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Fixed-Frequency PWM Motor Drivers

DRV8833 contains two identical H-bridge motor drivers with current-control PWM circuitry. Figure 5 shows a block diagram of the circuitry.




Figure 5. Motor Control Circuitry

7.3.2 Bridge Control and Decay Modes

The AIN1 and AIN2 input pins control the state of the AOUT1 and AOUT2 outputs; similarly, the BIN1 and BIN2 input pins control the state of the BOUT1 and BOUT2 outputs. Table 1 shows the logic.

		_	•	
xIN1	xIN2	xOUT1	xOUT2	FUNCTION
0	0	Z	Z	Coast/fast decay
0	1	L	Н	Reverse
1	0	Н	L	Forward
1	1	L	L	Brake/slow decay

Table 1. H-Bridge Logic

The inputs can also be used for PWM control of the motor speed. When controlling a winding with PWM, when the drive current is interrupted, the inductive nature of the motor requires that the current must continue to flow. This is called recirculation current. To handle this recirculation current, the H-bridge can operate in two different states: fast decay or slow decay. In fast decay mode, the H-bridge is disabled and recirculation current flows through the body diodes; in slow decay, the motor winding is shorted.

To PWM using fast decay, the PWM signal is applied to one xIN pin while the other is held low; to use slow decay, one xIN pin is held high.

Table 2. PWM Control of Motor Speed

xIN1	xIN2	FUNCTION
PWM	0	Forward PWM, fast decay
1	PWM	Forward PWM, slow decay
0	PWM	Reverse PWM, fast decay
PWM	1	Reverse PWM, slow decay

Figure 6 shows the current paths in different drive and decay modes.




Figure 6. Drive and Decay Modes

7.3.3 Current Control

The current through the motor windings may be limited, or controlled, by a fixed-frequency PWM current regulation, or current chopping. For DC motors, current control is used to limit the start-up and stall current of the motor. For stepper motors, current control is often used at all times.

When an H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage and inductance of the winding. If the current reaches the current chopping threshold, the bridge disables the current until the beginning of the next PWM cycle. Immediately after the current is enabled, the voltage on the xISEN pin is ignored for a fixed period of time before enabling the current sense circuitry. This blanking time is fixed at 3.75 µs. This blanking time also sets the minimum on time of the PWM when operating in current chopping mode.

The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISEN pins with a reference voltage. The reference voltage is fixed at 200 mV.

The chopping current is calculated in Equation 1.

$$I_{CHOP} = \frac{200 \text{ mV}}{R_{ISENSE}} \tag{1}$$

Example: If a 1- Ω sense resistor is used, the chopping current will be 200 mV/1 Ω = 200 mA.

Once the chopping current threshold is reached, the H-bridge switches to slow decay mode. Winding current is recirculated by enabling both of the low-side FETs in the bridge. This state is held until the beginning of the next fixed-frequency PWM cycle.

If current control is not needed, the xISEN pins should be connected directly to ground.

Submit Documentation Feedback

Product Folder Links: DRV8833



7.3.4 nSLEEP Operation

Driving nSLEEP low will put the device into a low power sleep state. In this state, the H-bridges are disabled, the gate drive charge pump is stopped, all internal logic is reset, and all internal clocks are stopped. All inputs are ignored until nSLEEP returns inactive high. When returning from sleep mode, some time (up to 1 ms) needs to pass before the motor driver becomes fully operational. To make the board design simple, the nSLEEP can be pulled up to the supply (VM). TI recommends using a pullup resistor when this is done. This resistor limits the current to the input in case VM is higher than 6.5 V. Internally, the nSLEEP pin has a 500-k Ω resistor to GND. It also has a clamping Zener diode that clamps the voltage at the pin at 6.5 V. Currents greater than 250 μ A can cause damage to the input structure. Hence the recommended pullup resistor would be between 20 k Ω and 75 k Ω .

7.3.5 Protection Circuits

The DRV8833 is fully protected against undervoltage, overcurrent and overtemperature events.

7.3.5.1 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by limiting the gate drive. If this analog current limit persists for longer than the OCP deglitch time, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. The driver will be re-enabled after the OCP retry period (t_{OCP}) has passed. nFAULT becomes high again at this time. If the fault condition is still present, the cycle repeats. If the fault is no longer present, normal operation resumes and nFAULT remains deasserted. Please note that only the H-bridge in which the OCP is detected will be disabled while the other bridge will function normally.

Overcurrent conditions are detected independently on both high- and low-side devices; that is, a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown. Overcurrent protection does not use the current sense circuitry used for PWM current control, so it functions even without presence of the xISEN resistors.

7.3.5.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. Once the die temperature has fallen to a safe level, operation will automatically resume.

7.3.5.3 Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled, and all internal logic will be reset. Operation will resume when VM rises above the UVLO threshold. nFAULT is driven low in the event of an undervoltage condition.

INTERNAL FAULT CONDITION **ERROR REPORT** H-BRIDGE **RECOVERY CIRCUITS** VM undervoltage $V_{M} < 2.5 V$ None Disabled Disabled $V_{M} > 2.7 \text{ V}$ (UVLO) Overcurrent (OCP) $I_{OUT} > I_{OCP}$ **FAULTn** Disabled Operating OCP Thermal Shutdown $T_J > T_{TSD}$ **FAULTn** Disabled Operating $T_{J} < T_{TSD} - T_{HYS}$ (TSD)

Table 3. Device Protection

7.4 Device Functional Modes

The DRV8833 is active unless the nSLEEP pin is brought logic low. In sleep mode, the H-bridge FETs are disabled (Hi-Z). The DRV8833 is brought out of sleep mode automatically if nSLEEP is brought logic high. tWAKE must elapse before the outputs change state after wakeup.

Table 4. Modes of Operation

FAULT	CONDITION	H-BRIDGE	INTERNAL CIRCUITS		
Operating	nSLEEP pin high	Operating	Operating		
Sleep mode	nSLEEP pin low	Disabled	Disabled		
Fault encountered	Any fault condition met	Disabled	See Table 3		



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8833 is used in brushed DC or stepper motor control. The following design procedure can be used to configure the DRV8833 in a brushed DC motor application. The inputs and outputs are connected in parallel to achieve higher current.

8.2 Typical Application

The two H-bridges in the DRV8833 can be connected in parallel for double the current of a single H-bridge. The internal dead time in the DRV8833 prevents any risk of cross-conduction (shoot-through) between the two bridges due to timing differences between the two bridges. Figure 7 shows the connections.




Figure 7. Parallel Mode

8.2.1 Design Requirements

Table 5. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor voltage	V_{M}	10 V
Motor RMS current	I _{RMS}	0.8 A
Motor start-up current	I _{START}	2 A
Motor current trip point	I _{TRIP}	2.5 A

8.2.2 Detailed Design Procedure

8.2.2.1 Motor Voltage

The motor voltage to use will depend on the ratings of the motor selected and the desired RPM. A higher voltage spins a brushed DC motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.



8.2.2.2 Motor Current Trip Point

When the voltage on pin xISEN exceeds V_{TRIP} (0.2 V), current regulation is activated. The R_{ISENSE} resistor should be sized to set the desired I_{CHOP} level.

$$R_{ISENSE} = 0.2 \text{ V} / I_{CHOP}$$
 (2)

To set I_{CHOP} to 1 A, $R_{SENSE} = 0.2 \text{ V} / 1 \text{ A} = 0.2 \Omega$.

8.2.2.3 Sense Resistor

For optimal performance, it is important for the sense resistor to be:

- Surface-mount
- Low inductance
- · Rated for high enough power
- · Placed closely to the motor driver

The power dissipated by the sense resistor equals $I_{RMS}^2 \times R$. For example, if peak motor current is 3 A, RMS motor current is 2 A, and a 0.05- Ω sense resistor is used, the resistor will dissipate 2 A²× 0.05 Ω = 0.2 W. The power quickly increases with higher current levels.

Resistors typically have a rated power within some ambient temperature range, along with a derated power curve for high ambient temperatures. When a PCB is shared with other components generating heat, margin should be added. For best practice, measure the actual sense resistor temperature in a final system, along with the power MOSFETs, as those are often the hottest components.

Because power resistors are larger and more expensive than standard resistors, the common practice is to use multiple standard resistors in parallel, between the sense node and ground. This distributes the current and heat dissipation.

8.2.3 Application Curve




Figure 8. Current Regulation

9 Power Supply Recommendations

9.1 Bulk Capacitance

Having an appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system
- The capacitance and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- · The motor braking method

The inductance between the power supply and the motor drive system limits the rate current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 9. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

9.2 Power Supply and Logic Sequencing

There is no specific sequence for powering up the DRV8833. The presence of digital input signals is acceptable before VM is applied. After VM is applied to the DRV8833, the device begins operation based on the status of the control pins.



10 Layout

10.1 Layout Guidelines

The VM pin should be bypassed to GND using low-ESR ceramic bypass capacitors with a recommended value of 10-µF rated for VM. This capacitor should be placed as close to the VM pin as possible with a thick trace or ground plane connection to the device GND pin.

A low-ESR ceramic capacitor must be placed in between the VM and VCP pins. TI recommends a value of 0.01µF rated for 16 V. Place this component as close to the pins as possible.

Bypass VINT to ground with a 2.2-µF ceramic capacitor rated 6.3 V. Place this bypass capacitor as close to the pin as possible.

10.1.1 Heatsinking

The PowerPAD package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multilayer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report, *PowerPADTM Thermally Enhanced Package* (SLMA002) and TI application brief, *PowerPADTM Made Easy* (SLMA004), available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated.

NOTE

The PW package option is not thermally enhanced and TI recommends adhering to the power dissipation limits.

10.2 Layout Example




Figure 10. Recommended Layout Example

(3)



10.3 Thermal Considerations

10.3.1 Maximum Output Current

In actual operation, the maximum output current achievable with a motor driver is a function of die temperature. This, in turn, is greatly affected by ambient temperature and PCB design. Basically, the maximum motor current will be the amount of current that results in a power dissipation level that, along with the thermal resistance of the package and PCB, keeps the die at a low enough temperature to stay out of thermal shutdown.

The dissipation ratings given in the data sheet can be used as a guide to calculate the approximate maximum power dissipation that can be expected to be possible without entering thermal shutdown for several different PCB constructions. However, for accurate data, the actual PCB design must be analyzed through measurement or thermal simulation.

10.3.2 Thermal Protection

The DRV8833 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops by 45°C.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

10.4 Power Dissipation

Power dissipation in the DRV8833 is dominated by the DC power dissipated in the output FET resistance, or $R_{DS(ON)}$. There is additional power dissipated due to PWM switching losses, which are dependent on PWM frequency, rise and fall times, and VM supply voltages. These switching losses are typically on the order of 10% to 30% of the DC power dissipation.

The DC power dissipation of one H-bridge can be roughly estimated by Equation 3.

$$P_{TOT} = \left(HS - R_{DS(ON)} \times I_{OUT(RMS)}^{2}\right) + \left(LS - R_{DS(ON)} \times I_{OUT(RMS)}^{2}\right)$$

where

- P_{TOT} is the total power dissipation
- HS R_{DS(ON)} is the resistance of the high-side FET
- LS R_{DS(ON)} is the resistance of the low-side FET
- I_{OUT(RMS)} is the RMS output current being applied to the motor

 $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- PowerPAD™ Thermally Enhanced Package, SLMA002
- PowerPAD™ Made Easy, SLMA004
- Current Recirculation and Decay Modes, SLVA321
- Calculating Motor Driver Power Dissipation, SLVA504
- Understanding Motor Driver Current Ratings, SLVA505

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 10-Apr-2025

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8833PW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	8833PW	
DRV8833PWP	OBSOLETE	HTSSOP	PWP	16		TBD	Call TI	Call TI	-40 to 85	DRV8833	
DRV8833PWPR	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8833	Samples
DRV8833PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	8833PW	Samples
DRV8833RTYR	ACTIVE	QFN	RTY	16	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8833	Samples
DRV8833RTYT	OBSOLETE	QFN	RTY	16		TBD	Call TI	Call TI	-40 to 85	DRV8833	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 10-Apr-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2025

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8833PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV8833PWPRG4	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV8833PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV8833RTYR	QFN	RTY	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DRV8833RTYRG4	QFN	RTY	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 8-Apr-2025



*All dimensions are nominal

7 till dillitoriolorio di o mominidi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8833PWPR	HTSSOP	PWP	16	2000	356.0	356.0	35.0
DRV8833PWPRG4	HTSSOP	PWP	16	2000	356.0	356.0	35.0
DRV8833PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
DRV8833RTYR	QFN	RTY	16	3000	346.0	346.0	33.0
DRV8833RTYRG4	QFN	RTY	16	3000	346.0	346.0	33.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



RTY (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-220.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated