Transcript X File Edit View Bookmarks Window Help Transcript = **B** • **≥ □** ∅ **♦** | X **9 @** 22 | ∅ • **M** \$ # Errors: 0, Warnings: 0 # Compile of addsub.sv was successful. # Errors: 0, Warnings: 0 # Compile of counter_down.sv was successful. # Errors: 0, Warnings: 0 # Compile of mux2.sv was successful. # Errors: 0, Warnings: 0 # Compile of mux3.sv was successful. # Errors: 0, Warnings: 0 # Compile of mux5.sv was successful. # Errors: 0, Warnings: 0 # Compile of register.sv was successful. # Errors: 0, Warnings: 0 # Compile of right shift register.sv was successful. # Errors: 0, Warnings: 0 # Compile of robertsonstest.sv was successful. # Errors: 0, Warnings: 0 # Compile of robs_control_unit_micro.sv was successful. # Errors: 0, Warnings: 0 # Compile of robsmult.sv was successful. # Errors: 0, Warnings: 0 # Compile of upc_reg.sv was successful. # Errors: 0, Warnings: 0 # Compile of register_hl.sv was successful. # Errors: 0, Warnings: 0 # Compile of rom.sv was successful. # Errors: 0, Warnings: 0 # Compile of robs_data_path.sv was successful. VSIM 43> vsim -gui work.robertsonstest # End time: 13:03:13 on Oct 21,2021, Elapsed time: 0:01:29 # Errors: 0, Warnings: 3 # vsim -gui work.robertsonstest # Start time: 13:03:13 on Oct 21,2021 # Loading sv_std.std # Loading work.robertsonstest # Loading work.robsmult # Loading work.robs_control_unit_micro # Loading work.upcreg # Loading work.mux5 # Loading work.rom

Transcript File Edit View Bookmarks Window Help Transcript = B + 🚅 📙 🐃 🚭 | X 🗣 🕮 ♀♀ | ◎ - 🚜 % # vsim -gui work.robertsonstest # Start time: 13:03:13 on Oct 21,2021 # Loading sv std.std # Loading work.robertsonstest # Loading work.robsmult # Loading work.robs_control_unit_micro # Loading work.upcreg # Loading work.mux5 # Loading work.rom # Loading work.robs datapath # Loading work.register # Loading work.register hl # Loading work.right shift register # Loading work.mux2 # Loading work.mux3 # Loading work.addsub # Loading work.counter down add wave -position insertpoint sim:/robertsonstest/* add wave -position insertpoint sim:/robertsonstest/uut/* add wave -position insertpoint sim:/robertsonstest/#INITIAL#41/* add wave -position insertpoint sim:/robertsonstest/#ALWAYS#81/* VSIM 47> run -all # Simulation succeeded 0000 = 0000 = 00 * 00 # Simulation succeeded 0 = 0 = 0 * # Simulation succeeded 00le = 00le = 05 * 06 # Simulation succeeded 30 = 30 = 5 * # Simulation succeeded ffdd = ffdd = 07 * fb # Simulation succeeded -35 = -35 = # Simulation succeeded ffe2 = ffe2 = fb * 06 # Simulation succeeded -30 = -30 = -5 * # Simulation succeeded ffc8 = ffc8 = f9 * 08 # Simulation succeeded -56 = -56 = -7 *# Simulation succeeded 00le = 00le = fb * fa 30 = -5 * -6 # Simulation succeeded 30 = # Simulation succeeded 0024 = 0024 = f7 * fc # Simulation succeeded 36 = 36 = -9 * -4 # clock cycles = 1008051, test cycles = 7, score = 16384 / 16384 # ** Note: \$stop : C:/Users/Albert/Desktop/Course Related/cse 140L/Project_Folder_qPrime_modelsim/Lab_1/Starter_Verilog/robertsonstest.sv(77) # Time: 10080515 ns Iteration: 0 Instance: /robertsonstest

Break in Module robertsonstest at C:/Users/Albert/Desktop/Course Related/cse 140L/Project_Folder_qPrime_modelsim/Lab_1/Starter_Verilog/robertsonstest.sv line 77

Transcript File Edit View Bookmarks Window Help Transcript = # Simulation succeeded 0 = 0 = # Simulation succeeded 00le = 00le = 05 * 06 # Simulation succeeded 30 = 5 × # Simulation succeeded ffdd = ffdd = 07 * fb # Simulation succeeded -35 = -35 = # Simulation succeeded ffe2 = ffe2 = fb * 06 # Simulation succeeded -30 = -30 = -5 * # Simulation succeeded ffc8 = ffc8 = f9 * 08 # Simulation succeeded -56 = -56 = -7 * # Simulation succeeded 00le = 00le = fb * fa # Simulation succeeded 30 = 30 = -5 * -6 # Simulation succeeded 0024 = 0024 = f7 * fc # Simulation succeeded $36 = 36 = -9 \times -4$ # clock cycles = 1008051, test cycles = 16384 / 16384 7, score = # ** Note: \$stop : C:/Users/Albert/Desktop/Course Related/cse 140L/Project_Folder_qPrime_modelsim/Lab_1/Starter_Verilog/robertsonstest.sv(77) # Time: 10080515 ns Iteration: 0 Instance: /robertsonstest # Break in Module robertsonstest at C:/Users/Albert/Desktop/Course Related/cse 140L/Project Folder qPrime modelsim/Lab 1/Starter Verilog/robertsonstest.sv line 77 VSIM 48> restart # Break key hit VSIM 49> run -all # Simulation succeeded 0000 = 0000 = 00 * 00 # Simulation succeeded 0 = 0 = 0 * # Simulation succeeded 00le = 00le = 05 * 06 # Simulation succeeded 30 = # Simulation succeeded ffdd = ffdd = 07 * fb # Simulation succeeded -35 = -35 = # Simulation succeeded ffe2 = ffe2 = fb * 06 # Simulation succeeded -30 = -30 = -5 *# Simulation succeeded ffc8 = ffc8 = f9 * 08 # Simulation succeeded -56 = -56 = -7 *# Simulation succeeded 00le = 00le = fb * fa # Simulation succeeded 30 = 30 = -5 * -6 # Simulation succeeded 0024 = 0024 = f7 * fc # Simulation succeeded 36 = 36 = -9 * -4 # clock cycles = 1008051, test cycles = 7, score = 16384 / 16384 # ** Note: \$stop : C:/Users/Albert/Desktop/Course Related/cse 140L/Project Folder qPrime modelsim/Lab 1/Starter Verilog/robertsonstest.sv(77) # Time: 10080515 ns Iteration: 0 Instance: /robertsonstest # Break in Module robertsonstest at C:/Users/Albert/Desktop/Course Related/cse 140L/Project Folder qPrime modelsim/Lab 1/Starter Verilog/robertsonstest.sv line 77

VSIM 50>









