ALU Construction

Arithmetic Logic Unit

does computation:

- add, sub

- or, and Chosical)

- register comparison for branches - address computation for memory instructions

Steps


- 1: Pick operations to support
- 2. Design a. 1-bit ALU


Decide which operations to support

Operation	OpCode	
ANO.	ÖO.	
ÖR	ا ت	
Add	I O	
Sub	į į	

- Choose operations
- Assign op-codes

Design 1-bit for each operation And & Or





Design 1-bit for each operation


<i>(</i>)					
Α	В	Cin	Cout	Out	
Ö	0	0	Ö	Ö	
0	0)	Ö		
0	l	0	.O		
0	l	1	1	0	
1	O	0	Ö	1	
l	0	1	1	<u>O</u> .	
	1	0	l	Ö	
J	1	١.	1	1.	
<u>'</u>					

Add

Cin


$$C_{\text{out}} = (A \cdot B) + (B \cdot C_{\text{in}}) + (A \cdot C_{\text{in}}) + O$$


$$C_{\text{AND}} \cap C_{\text{or}} = (A \cdot B) + (A \cdot C_{\text{in}}) + (A \cdot C_{\text{in}}) + O$$






Design 1-bit for each operation






Use MUX to choose between



Design logic to connect ALU



Adder Design

Problem: Ripple Carry adder is slow

Solution: compute carry information as quickly as possible

Carry Look-ahead (CLA)

We already know:

eady know:

$$C_{i+1} = a_i \cdot b_i + a_i \cdot c_i + b_i \cdot c_i$$

$$= a_i \cdot b_i + c_i \cdot (a_i + b_i).$$

$$= G_i + C_i \cdot P_i$$

$$= generate$$

$$(this value)$$


$$(this value)$$

$$(this value)$$

$$(vill propagate)$$

$$(vill propag$$

Carry Look-Ahead




$$C_{1} = G_{0} + C_{0} \cdot P_{0}$$

$$C_{2} = G_{1} + C_{1} \cdot P_{1}$$

$$= G_{1} + (G_{0} + G_{0} \cdot P_{0}) \cdot P_{1} = G_{1} + G_{0} \cdot P_{1} + G_{0} \cdot P_{0} \cdot P_{1}$$
or

Why is it faster?



16-bit CLA Adder

