


# Caching

*Ch. 5.*


# Single-cycle and pipelined datapaths




# CPU speed vs. Memory speed

↓  
2.6GHz - 3.6GHz





↓  
1066 MHz



# Memory Hierarchy



# Latency Numbers Every Programmer Should Know



Source: <https://gist.github.com/2841832>

# Locality

↓  
Programs tend to use  
the same data/inst. that  
were used recently.

loop: . . . X  
      . . . X  
      . . . X  
      . . . X  
      . . . X

beg. . . , . . . , loop.

# Program Characteristic


- Temporal Locality – *items accessed recently are likely to be accessed in the near future.*  
(Time)
- Spatial Locality – *if an item is accessed, a program will likely access its neighbor.*  
(Space)

# Cache Design to use locality

- Temporal Locality
- Spatial Locality



# Placing data in a cache



# Definitions

- Block (Line) – the unit of data transferred into a cache.
- Hit – data is found in the cache.
- Miss – data is not found.
- Hit time (Access time) – how long to get the data.
- Miss Penalty – time to receive the data from a lower level!

# Accessing a cache

$$\text{Index} = \text{Address} \% 4$$

Address stream:

Index

0	<del>8</del>
1	<del>8</del> 1
2	
3	7

Cache


Addr: 1 4 7 1 5 1 4 7 8 7  
 Index: 1 0 3 1 1 1 0 3 0 3  
 M M M H M M H H M H


$$\text{Hit Rate} = \frac{4}{10} = 40\%$$

$$\text{Miss Rate} = 60\%$$

- HW due Friday

# Addressing into a cache






# Valid bit

## 2 Reasons:

1. On power up, the CPU clears all valid bits.




- When a context switch, the CPU can invalidate the cache.

switching programs


# Taking advantage of spatial locality

Multi-Word Cache Block - store neighboring words in the same block.


# Address with multi-word blocks







**64KB**  
 ↑ same cache size as 1st ex.



$2^{12}$   
 $2^2 \cdot 2^{10}$   
 4K entries

=


hit

0 1 2 3

Block Offset

data

# Example



- You are implementing a 128-Kbyte cache
- The block size (line size) is 16 bytes.
- Each word is 4 bytes, address 32 bits
- How many bits is the block offset?


line size = 16 bytes = 4 words  
 $2^2 = 4$  words  $\rightarrow$  2 bits block offset

- How many bits is the index?

$128 \rightarrow 2^7 \cdot 2^{10} \leftarrow 1K$   
 $16 \rightarrow 2^4$   
 $= 2^{13} \rightarrow 13 \text{ bits for index}$

- How many bits is the tag?

$32 - 13 - 2 - 2 = 15 \text{ bit tag}$





Total # bits for tags =  $15 \cdot 2^{13} \text{ bits}$

## - Lab 5

- Correlating Branch Predictor.

60+%  
↑  
GHR (2, 4, 8)  
↑  
80+%



→ Prediction

mips > b  
↑  
branch predictor  
accuracy



- Bresenham Algorithms

lines  
circles

figure.asm

plot(10, 3)  
plot(15, 6)

0	10
1	3
2	15
3	6

10, 3  
15, 6

Excel  
x-y scatter

