

The following problems explore the translation of hexadecimal numbers to other number formats.

a.	0xabcdef12
b.	0x10203040

2.5.4 [5] <2.3> Translate the hexadecimal numbers above into decimal.

2.5.5 [5] <2.3> Show how the data in the table would be arranged in memory of a little-endian and a big-endian machine. Assume the data is stored starting at address 0.

Exercise 2.6

The following problems deal with translating from C to MIPS. Assume that the variables *f*, *g*, *h*, *i*, and *j* are assigned to registers \$s0, \$s1, \$s2, \$s3, and \$s4, respectively. Assume that the base address of the arrays *A* and *B* are in registers \$s6 and \$s7, respectively. Assume that the elements of the arrays *A* and *B* are 4-byte words:

a.	<code>f = f + A[2];</code>
b.	<code>B[8] = A[i] + A[j];</code>

2.6.1 [10] <2.2, 2.3> For the C statements above, what is the corresponding MIPS assembly code?

2.6.2 [5] <2.2, 2.3> For the C statements above, how many MIPS assembly instructions are needed to perform the C statement?

2.6.3 [5] <2.2, 2.3> For the C statements above, how many registers are needed to carry out the C statement using MIPS assembly code?

The following problems deal with translating from MIPS to C. Assume that the variables *f*, *g*, *h*, *i*, and *j* are assigned to registers \$s0, \$s1, \$s2, \$s3, and \$s4, respectively. Assume that the base address of the arrays *A* and *B* are in registers \$s6 and \$s7, respectively.

a.	<code>sub \$s0, \$s0, \$s1</code> <code>sub \$s0, \$s0, \$s3</code> <code>add \$s0, \$s0, \$s1</code>
b.	<code>addi \$t0, \$s6, 4</code> <code>add \$t1, \$s6, \$0</code> <code>sw \$t1, 0(\$t0)</code> <code>lw \$t0, 0(\$t0)</code> <code>add \$s0, \$t1, \$t0</code>

2.6.4 [5] <2.2, 2.3> For the MIPS assembly instructions above, what is the corresponding C statement?

2.6.5 [5] <2.2, 2.3> For the MIPS assembly above, assume that the registers \$s0, \$s1, \$s2, and \$s3 contain the values 0x0000000a, 0x00000014, 0x0000001e, and 0x00000028, respectively. Also, assume that register \$s6 contains the value 0x00000100, and that memory contains the following values:

Address	Value
0x00000100	0x00000064
0x00000104	0x000000c8
0x00000108	0x0000012c

Find the value of \$s0 at the end of the assembly code.

2.6.6 [10] <2.3, 2.5> For each MIPS instruction, show the value of the opcode (OP), source register (RS), and target register (RT) fields. For the I-type instructions, show the value of the immediate field, and for the R-type instructions, show the value of the destination register (RD) field.

Exercise 2.7

The following problems explore number conversions from signed and unsigned binary numbers to decimal numbers.

a.	0010 0100 1001 0010 0100 1001 0010 0100 _{two}
b.	0101 1111 1011 1110 0100 0000 0000 0000 _{two}

2.7.1 [5] <2.4> For the patterns above, what base 10 number does the binary number represent, assuming that it is a two's complement integer?

2.7.2 [5] <2.4> For the patterns above, what base 10 number does the binary number represent, assuming that it is an unsigned integer?

2.7.3 [5] <2.4> For the patterns above, what hexadecimal number does it represent?

The following problems explore number conversions from decimal to signed and unsigned binary numbers.

a.	-1 _{ten}
b.	1024 _{ten}

2.7.4 [5] <2.4> For the base ten numbers above, convert to 2's complement binary.

2.7.5 [5] <2.4> For the base ten numbers above, convert to 2's complement hexadecimal.

2.7.6 [5] <2.4> For the base ten numbers above, convert the negated values from the table to 2's complement hexadecimal.

Exercise 2.8

The following problems deal with sign extension and overflow. Registers \$s0 and \$s1 hold the values as shown in the table below. You will be asked to perform an MIPS assembly language instruction on these registers and show the result.

a.	\$s0 = 0x80000000 _{sixteen} , \$s1 = 0xD0000000 _{sixteen}
b.	\$s0 = 0x00000001 _{sixteen} , \$s1 = 0xFFFFFFFF _{sixteen}

2.8.1 [5] <2.4> For the contents of registers \$s0 and \$s1 as specified above, what is the value of \$t0 for the following assembly code?

```
add $t0, $s0, $s1
```

Is the result in \$t0 the desired result, or has there been overflow?

2.8.2 [5] <2.4> For the contents of registers \$s0 and \$s1 as specified above, what is the value of \$t0 for the following assembly code?

```
sub $t0, $s0, $s1
```

Is the result in \$t0 the desired result, or has there been overflow?

2.8.3 [5] <2.4> For the contents of registers \$s0 and \$s1 as specified above, what is the value of \$t0 for the following assembly code?

```
add $t0, $s0, $s1
add $t0, $t0, $s0
```

Is the result in \$t0 the desired result, or has there been overflow?

In the following problems, you will perform various MIPS operations on a pair of registers, \$s0 and \$s1. Given the values of \$s0 and \$s1 in each of the questions below, state if there will be overflow.

a.	add \$s0, \$s0, \$s1 add \$s0, \$s0, \$s1
b.	add \$s0, \$s0, \$s1 add \$s0, \$s0, \$s1 add \$s0, \$s0, \$s1

2.8.4 [5] <2.4> Assume that register $\$s0 = 0x70000000$ and $\$s1 = 0x10000000$. For the table above, will there be overflow?

2.8.5 [5] <2.4> Assume that register $\$s0 = 0x40000000$ and $\$s1 = 0x20000000$. For the table above, will there be overflow?

2.8.6 [5] <2.4> Assume that register $\$s0 = 0x8FFFFFFF$ and $\$s1 = 0xD0000000$. For the table above, will there be overflow?

Exercise 2.9

The table below contains various values for register $\$s1$. You will be asked to evaluate if there would be overflow for a given operation.

a.	-1_{ten}
b.	1024_{ten}

2.9.1 [5] <2.4> Assume that register $\$s0 = 0x70000000$ and $\$s1$ has the value as given in the table. If the instruction: add $\$s0, \$s0, \$s1$ is executed, will there be overflow?

2.9.2 [5] <2.4> Assume that register $\$s0 = 0x80000000$ and $\$s1$ has the value as given in the table. If the instruction: sub $\$s0, \$s0, \$s1$ is executed, will there be overflow?

2.9.3 [5] <2.4> Assume that register $\$s0 = 0x7FFFFFFF$ and $\$s1$ has the value as given in the table. If the instruction: sub $\$s0, \$s0, \$s1$ is executed, will there be overflow?

The table below contains various values for register $\$s1$. You will be asked to evaluate if there would be overflow for a given operation.

a.	0010 0100 1001 0010 0100 1001 0010 0100 _{two}
b.	0101 1111 1011 1110 0100 0000 0000 0000 _{two}

2.9.4 [5] <2.4> Assume that register $\$s0 = 0x70000000$ and $\$s1$ has the value as given in the table. If the instruction: add $\$s0, \$s0, \$s1$ is executed, will there be overflow?

2.9.5 [5] <2.4> Assume that register $\$s0 = 0x70000000$ and $\$s1$ has the value as given in the table. If the instruction: `add $s0, $s0, $s1` is executed, what is the result in hex?

2.9.6 [5] <2.4> Assume that register $\$s0 = 0x70000000$ and $\$s1$ has the value as given in the table. If the instruction: `add $s0, $s0, $s1` is executed, what is the result in base ten?

Exercise 2.10

In the following problems, the data table contains bits that represent the opcode of an instruction. You will be asked to interpret the bits as MIPS instructions into assembly code and determine what format of MIPS instruction the bits represent.

a.	0000 0010 0001 0000 1000 0000 0010 0000 _{two}
b.	0000 0001 0100 1011 0100 1000 0010 0010 _{two}

2.10.1 [5] <2.5> For the binary entries above, what instruction do they represent?

2.10.2 [5] <2.5> What type (I-type, R-type, J-type) instruction do the binary entries above represent?

2.10.3 [5] <2.4, 2.5> If the binary entries above were data bits, what number would they represent in hexadecimal?

In the following problems, the data table contains MIPS instructions. You will be asked to translate the entries into the bits of the opcode and determine the MIPS instruction format.

a.	<code>addi \$t0, \$t0, 0</code>
b.	<code>sw \$t1, 32(\$t2)</code>

2.10.4 [5] <2.4, 2.5> For the instructions above, show the binary then hexadecimal representation of these instructions.

2.10.5 [5] <2.5> What type (I-type, R-type, J-type) instruction do the instructions above represent?

2.10.6 [5] <2.5> What is the binary then hexadecimal representation of the opcode, Rs, and Rt fields in this instruction? For R-type instructions, what is the hexadecimal representation of the Rd and funct fields? For I-type instructions, what is the hexadecimal representation of the immediate field?

Exercise 2.11

In the following problems, the data table contains bits that represent the opcode of an instruction. You will be asked to translate the entries into assembly code and determine what format of MIPS instruction the bits represent.

a.	0x01084020
b.	0x02538822

2.11.1 [5] <2.4, 2.5> What binary number does the above hexadecimal number represent?

2.11.2 [5] <2.4, 2.5> What decimal number does the above hexadecimal number represent?

2.11.3 [5] <2.5> What instruction does the above hexadecimal number represent?

In the following problems, the data table contains the values of various fields of MIPS instructions. You will be asked to determine what the instruction is, and find the MIPS format for the instruction.

a.	op=0, rs=3, rt=2, rd=3, shamt=0, funct=34
b.	op=0x23, rs=1, rt=2, const=0x4

2.11.4 [5] <2.5> What type (I-type, R-type) instruction do the instructions above represent?

2.11.5 [5] <2.5> What is the MIPS assembly instruction described above?

2.11.6 [5] <2.4, 2.5> What is the binary representation of the instructions above?

Exercise 2.12

In the following problems, the data table contains various modifications that could be made to the MIPS instruction set architecture. You will investigate the impact of these changes on the instruction format of the MIPS architecture.

a.	128 registers
b.	Four times as many different instructions

2.12.1 [5] <2.5> If the instruction set of the MIPS processor is modified, the instruction format must also be changed. For each of the suggested changes above, show the size of the bit fields of an R-type format instruction. What is the total number of bits needed for each instruction?

2.12.2 [5] <2.5> If the instruction set of the MIPS processor is modified, the instruction format must also be changed. For each of the suggested changes above, show the size of the bit fields of an I-type format instruction. What is the total number of bits needed for each instruction?

2.12.3 [5] <2.5, 2.10> Why could the suggested change in the table above decrease the size of an MIPS assembly program? Why could the suggested change in the table above increase the size of an MIPS assembly program?

In the following problems, the data table contains hexadecimal values. You will be asked to determine what MIPS instruction the value represents, and find the MIPS instruction format.

a.	0x01090012
b.	0xAD090012

2.12.4 [5] <2.5> For the entries above, what is the value of the number in decimal?

2.12.5 [5] <2.5> For the hexadecimal entries above, what instruction do they represent?

2.12.6 [5] <2.4, 2.5> What type (I-type, R-type, J-type) instruction do the binary entries above represent? What is the value of the op field and the rt field?

Exercise 2.13

In the following problems, the data table contains the values for registers \$t0 and \$t1. You will be asked to perform several MIPS logical operations on these registers.

a.	\$t0 = 0xAAAAAAAA, \$t1 = 0x12345678
b.	\$t0 = 0xF00DD00D, \$t1 = 0x11111111

2.13.1 [5] <2.6> For the lines above, what is the value of \$t2 for the following sequence of instructions?

```
sll $t2, $t0, 44
or $t2, $t2, $t1
```

2.13.2 [5] <2.6> For the values in the table above, what is the value of \$t2 for the following sequence of instructions?

```
sll $t2, $t0, 4
andi $t2, $t2, -1
```

2.13.3 [5] <2.6> For the sequence of instructions below, what is the value of \$t2?

```
srl $t2, $t0, 4
andi $t2, $t2, 0xF
```

In the following problems, the data table contains hexadecimal values. You will be asked to determine what MIPS instruction the value represents, and find the MIPS instruction format.

a.	sll \$t2, \$t0, 4 andi \$t2, \$t2, 0xF
b.	andi \$t2, \$t0, 0xF srl \$t2, \$t2, 4

2.13.4 [5] <2.6> For the entries above, what is the value of the number in decimal?

2.13.5 [5] <2.6> For the hexadecimal entries above, what instruction do they represent?

2.13.6 [5] <2.6> For the binary entries above, what type (I-type, R-type, J-type) instruction do they represent? What is the value of the op field and the rt field?

Exercise 2.14

The following sequence of instructions is executed on a MIPS processor.

```
sll $t2, $t0, 4
or $t2, $t2, $t1
```

In the following problems, the data table contains hexadecimal values. You will be asked to determine what MIPS instruction the value represents, and find the MIPS instruction format.

a.	31 []
b.	31 []

2.13.3 [5] <2.6> For the lines above, what is the value of \$t2 for the following sequence of instructions?

```
srli $t2, $t0, 3
andi $t2, $t2, 0xFFEF
```

In the following exercise, the data table contains various MIPS logical operations. You will be asked to find the result of these operations given values for registers \$t0 and \$t1.

a.	slli \$t2, \$t0, 1 andi \$t2, \$t2, -1
b.	andi \$t2, \$t1, 0x00F0 srli \$t2, 2


2.13.4 [5] <2.6> Assume that \$t0 = 0x0000A5A5 and \$t1 = 00005A5A. What is the value of \$t2 after the two instructions in the table?

2.13.5 [5] <2.6> Assume that \$t0 = 0xA5A50000 and \$t1 = A5A50000. What is the value of \$t2 after the two instructions in the table?

2.13.6 [5] <2.6> Assume that \$t0 = 0xA5A5FFFF and \$t1 = A5A5FFFF. What is the value of \$t2 after the two instructions in the table?

Exercise 2.14

The following figure shows the placement of a bit field in register \$t0.



In the following problems, you will be asked to write MIPS instructions to extract the bits "Field" from register \$t0 and place them into register \$t1 at the location indicated in the following table.

a.	31	31 - (i - j)	0
	Field		0 0 0 ... 0 0 0
b.	31	14 + i - j bits	14
	1 1 1 ... 1 1 1	Field	1 1 1 ... 1 1 1

2.14.1 [20] <2.6> Find the shortest sequence of MIPS instructions that extracts a field from \$t0 for the constant values $i = 22$ and $j = 5$ and places the field into \$t1 in the format shown in the data table.

2.14.2 [5] <2.6> Find the shortest sequence of MIPS instructions that extracts a field from \$t0 for the constant values $i = 4$ and $j = 0$ and places the field into \$t1 in the format shown in the data table.

2.14.3 [5] <2.6> Find the shortest sequence of MIPS instructions that extracts a field from \$t0 for the constant values $i = 31$ and $j = 28$ and places the field into \$t1 in the format shown in the data table.

In the following problems, you will be asked to write MIPS instructions to extract the bits “Field” from register \$t0 shown in the figure and place them into register \$t1 at the location indicated in the following table. The bits shown as “XXX” are to remain unchanged.

a.	31	$31 - (i - j)$	
		Field	XXX ... XXX
b.	31	$14 + i - j$ bits	14 0
		XXX ... XXX	Field XXX ... XXX

2.14.4 [20] <2.6> Find the shortest sequence of MIPS instructions that extracts a field from \$t0 for the constant values $i = 17$ and $j = 11$ and places the field into \$t1 in the format shown in the data table.

2.14.5 [5] <2.6> Find the shortest sequence of MIPS instructions that extracts a field from \$t0 for the constant values $i = 5$ and $j = 0$ and places the field into \$t1 in the format shown in the data table.

2.14.6 [5] <2.6> Find the shortest sequence of MIPS instructions that extracts a field from \$t0 for the constant values $i = 31$ and $j = 29$ and places the field into \$t1 in the format shown in the data table.

Exercise 2.15

For these problems, the table holds some logical operations that are not included in the MIPS instruction set. How can these instructions be implemented?

a.	not \$t1, \$t2	// bit-wise invert
b.	orn \$t1, \$t2, \$t3	// bit-wise OR of \$t2, !\$t3

2.15.1 [5] instruction value of \$t3

2.15.2 [10] instruction tions. Provid instructions

2.15.3 [5] representation

Various C-le will be asked MIPS assem

a.	A = B
b.	A = C

2.15.4 [5] operators. If and the initia the result val

2.15.5 [5] sequence of M \$t1 = A, \$t2

2.15.6 [5] representation

Exercise

For these pro the value of \$

a.	0010 010
b.	0101 111

2.16.1 [5] < has the value 0011 1

2.15.1 [5] <2.6> The logical instructions above are not included in the MIPS instruction set, but are described above. If the value of $\$t2 = 0x00FFA5A5$ and the value of $\$t3 = 0xFFFF003C$, what is the result in $\$t1$?

2.15.2 [10] <2.6> The logical instructions above are not included in the MIPS instruction set, but can be synthesized using one or more MIPS assembly instructions. Provide a minimal set of MIPS instructions that may be used in place of the instructions in the table above.

2.15.3 [5] <2.6> For your sequence of instructions in 2.15.2, show the bit-level representation of each instruction.

Various C-level logical statements are shown in the table below. In this exercise, you will be asked to evaluate the statements and implement these C statements using MIPS assembly instructions.

a.	$A = B \mid !A;$
b.	$A = C[0] \ll 4;$

2.15.4 [5] <2.6> The table above shows different C statements that use logical operators. If the memory location at $C[0]$ contains the integer values $0x00001234$, and the initial integer values of A and B are $0x00000000$ and $0x00002222$, what is the result value of A ?

2.15.5 [5] <2.6> For the C statements in the table above, write a minimal sequence of MIPS assembly instructions that does the identical operation. Assume $\$t1 = A$, $\$t2 = B$, and $\$s1$ is the base address of C .

2.15.6 [5] <2.6> For your sequence of instructions in 2.15.5, show the bit-level representation of each instruction.

Exercise 2.16

For these problems, the table holds various binary values for register $\$t0$. Given the value of $\$t0$, you will be asked to evaluate the outcome of different branches.

a.	0010 0100 1001 0010 0100 1001 0010 0100 _{two}
b.	0101 1111 1011 1110 0100 0000 0000 0000 _{two}

2.16.1 [5] <2.7> Suppose that register $\$t0$ contains a value from above and $\$t1$ has the value

0011 1111 1111 1000 0000 0000 0000 0000_{two}

Note the result of executing these instructions on particular registers. What is the value of \$t2 after the following instructions?

```

        slt  $t2, $t0, $t1
        beq  $t2, $0, ELSE
        j    DONE
ELSE:   addi $t2, $0, 2
DONE:

```

2.16.2 [5] <2.7> Suppose that register \$t0 contains a value from the table above and is compared against the value X, as used in the MIPS instruction below. Note the format of the slti instruction. For what values of X, if any, will \$t2 be equal to 1?

```
slti $t2, $t0, X
```

2.16.3 [5] <2.7> Suppose the program counter (PC) is set to 0x0000 0020. Is it possible to use the jump MIPS assembly instruction to get set the PC to the address as shown in the data table above? Is it possible to use the branch-on-equal MIPS assembly instruction to get set the PC to the address as shown in the data table above?

For these problems, the table holds various binary values for register \$t0. Given the value of \$t0, you will be asked to evaluate the outcome of different branches.

a.	0x00101000
b.	0x80001000

2.16.4 [5] <2.7> Suppose that register \$t0 contains a value from above. What is the value of \$t2 after the following instructions?

```

        slt  $t2, $0, $t0
        bne  $t2, $0, ELSE
        j    DONE
ELSE:   addi $t2, $t2, 2
DONE:

```

2.16.5 [5] <2.6, 2.7> Suppose that register \$t0 contains a value from above. What is the value of \$t2 after the following instructions?

```

sll $t0, $t0, 2
slt $t2, $t0, $0

```

2.16.6 [5] <2.7> Suppose the program counter (PC) is set to 0x2000 0000. Is it possible to use the jump (j) MIPS assembly instruction to get set the PC to the

address as shown in the (beq) MIPS assembly instruction table above? Note the format

Exercise 2.17

For these problems, the MIPS instruction set are shown

a.	subi \$t2, \$t3, 5
b.	rpt \$t2, loop

2.17.1 [5] <2.7> The MIPS instruction set instructions not include

2.17.2 [5] <2.7> The MIPS instruction set were to be implemented instruction format?

2.17.3 [5] <2.7> For sequence of MIPS instructions

For these problems, the MIPS branch instruction

a.	LOOP: addi \$s2, \$t1, 5 subi \$t1, \$t1, 1 bne \$t1, \$0, LOOP DONE:
b.	LOOP: slt \$t2, \$t1, \$0 beq \$t2, \$0, ELSE subi \$t1, \$t1, 1 addi \$s2, \$s2, 1 j LOOP ELSE:

2.17.4 [5] <2.7> For register \$t1 is initialized the \$s2 is initially zero?

2.17.5 [5] <2.7> For time. Assume that the temp, respectively.

address as shown in the data table above? Is it possible to use the branch-on-equal (beq) MIPS assembly instruction to set the PC to the address as shown in the data table above? Note the format of the J-type instruction.

Exercise 2.17

For these problems, there are several instructions that are not included in the MIPS instruction set are shown.

a.	subi \$t2, \$t3, 5	# R[rt] = R[rs] - SignExtImm
b.	rpt \$t2, loop	# if(R[rs]>0) R[rs]=R[rs]-1, PC=PC+4+BranchAddr

2.17.1 [5] <2.7> The table above contains some instructions not included in the MIPS instruction set and the description of each instruction. Why are these instructions not included in the MIPS instruction set?

2.17.2 [5] <2.7> The table above contains some instructions not included in the MIPS instruction set and the description of each instruction. If these instructions were to be implemented in the MIPS instruction set, what is the most appropriate instruction format?

2.17.3 [5] <2.7> For each instruction in the table above, find the shortest sequence of MIPS instructions that performs the same operation.

For these problems, the table holds MIPS assembly code fragments. You will be asked to evaluate each of the code fragments, familiarizing you with the different MIPS branch instructions.

a.	LOOP: addi \$s2, \$s2, 2 subi \$t1, \$t1, 1 bne \$t1, \$0, LOOP DONE:
b.	LOOP: slt \$t2, \$0, \$t1 beq \$t2, \$0, DONE subi \$t1, \$t1, 1 addi \$s2, \$s2, 2 j LOOP DONE:

2.17.4 [5] <2.7> For the loops written in MIPS assembly above, assume that the register \$t1 is initialized to the value 10. What is the value in register \$s2 assuming the \$s2 is initially zero?

2.17.5 [5] <2.7> For each of the loops above, write the equivalent C code routine. Assume that the registers \$s1, \$s2, \$t1, and \$t2 are integers A, B, i, and temp, respectively.

2.17.6 [5] <2.7> For the loops written in MIPS assembly above, assume that the register `$t1` is initialized to the value `N`. How many MIPS instructions are executed?

Exercise 2.18

For these problems, the table holds some C code. You will be asked to evaluate these C code statements in MIPS assembly code.

a.	<pre>for(i=0; i<a; i++) a += b;</pre>
b.	<pre>for(i=0; i<a; i++) for(j=0; j<b; j++) D[4*j] = i + j;</pre>

2.18.1 [5] <2.7> For the table above, draw a control-flow graph of the C code.

2.18.2 [5] <2.7> For the table above, translate the C code to MIPS assembly code. Use a minimum number of instructions. Assume that the values of `a`, `b`, `i`, and `j` are in registers `$s0`, `$s1`, `$t0`, and `$t1`, respectively. Also, assume that register `$s2` holds the base address of the array `D`.

2.18.3 [5] <2.7> How many MIPS instructions does it take to implement the C code? If the variables `a` and `b` are initialized to 10 and 1 and all elements of `D` are initially 0, what is the total number of MIPS instructions that is executed to complete the loop?

For these problems, the table holds MIPS assembly code fragments. You will be asked to evaluate each of the code fragments, familiarizing you with the different MIPS branch instructions.

a.	<pre>addi \$t1, \$0, 50 LOOP: lw \$s1, 0(\$s0) add \$s2, \$s2, \$s1 lw \$s1, 4(\$s0) add \$s2, \$s2, \$s1 addi \$s0, \$s0, 8 subi \$t1, \$t1, 1 bne \$t1, \$0, LOOP</pre>
b.	<pre>addi \$t1, \$0, \$0 LOOP: lw \$s1, 0(\$s0) add \$s2, \$s2, \$s1 addi \$s0, \$s0, 4 addi \$t1, \$t1, 1 slti \$t2, \$t1, 100 bne \$t2, \$s0, LOOP</pre>

2.18.4 [5] <2.7> What is the total number of MIPS instructions executed?

2.18.5 [5] <2.7> Tr
ger `i` is held in registe
holds the base address

2.18.6 [5] <2.7> R
executed.

Exercise 2.19

For the following pro
function listed in the
routines into MIPS a

a.	<pre>int fib(int n) { if (n==0) return 1; else if (n==1) return 1; else fib(n-1) + fib(n-2); }</pre>
b.	<pre>int positive(int n) { if (n > 0) return n; else return -n; } int addit(int a, int b) { return a + b; }</pre>

2.19.1 [15] <2.8>
the total number of

2.19.2 [5] <2.8> I
in-line function is v
allowing the overha
version of the the C
the total number of
Assume that the C

2.19.3 [5] <2.8>
function call is ma
and follow the regi

The following three
function `func`. The

2.18.5 [5] <2.7> Translate the loops above into C. Assume that the C-level integer `i` is held in register `$t1`, `$s2` holds the C-level integer called `result`, and `$s0` holds the base address of the integer `MemArray`.

2.18.6 [5] <2.7> Rewrite the loop to reduce the number of MIPS instructions executed.

Exercise 2.19

For the following problems, the table holds C code functions. Assume that the first function listed in the table is called `first`. You will be asked to translate these C code routines into MIPS assembly.

a.	<pre>int fib(int n){ if (n==0) return 0; else if (n == 1) return 1; else fib(n-1) + fib(n-2); }</pre>
b.	<pre>int positive(int a, int b) { if (addit(a, b) > 0) return 1; else return 0; } int addit(int a, int b) { return a+b; }</pre>

2.19.1 [15] <2.8> Implement the C code in the table in MIPS assembly. What is the total number of MIPS instructions needed to execute the function?

2.19.2 [5] <2.8> Functions can often be implemented by compilers “in-line.” An in-line function is when the body of the function is copied into the program space, allowing the overhead of the function call to be eliminated. Implement an “in-line” version of the the C code in the table in MIPS assembly. What is the reduction in the total number of MIPS assembly instructions needed to complete the function? Assume that the C variable `n` is initialized to 5.

2.19.3 [5] <2.8> For each function call, show the contents of the stack after the function call is made. Assume the stack pointer is originally at address `0x7ffffffc`, and follow the register conventions as specified in Figure 2.11.

The following three problems in this Exercise refer to a function `f` that calls another function `func`. The code for C function `func` is already compiled in another module

using the MIPS calling convention from Figure 2.14. The function declaration for func is “int func(int a, int b);”. The code for function f is as follows:

a.	int f(int a, int b, int c, int d){ return func(func(a,b),c+d); }
b.	int f(int a, int b, int c, int d){ if(a+b>c+d) return func(a+b,c+d); return func(c+d,a+b); }

2.19.4 [10] <2.8> Translate function f into MIPS assembly language, also using the MIPS calling convention from Figure 2.14. If you need to use registers \$t0 through \$t7, use the lower-numbered registers first.

2.19.5 [5] <2.8> Can we use the tail-call optimization in this function? If no, explain why not. If yes, what is the difference in the number of executed instructions in f with and without the optimization?

2.19.6 [5] <2.8> Right before your function f from Problem 2.19.4 returns, what do we know about contents of registers \$t5, \$s3, \$ra, and \$sp? Keep in mind that we know what the entire function f looks like, but for function func we only know its declaration.

Exercise 2.20

This exercise deals with recursive procedure calls. For the following problems, the table has an assembly code fragment that computes the factorial of a number. However, the entries in the table have errors, and you will be asked to fix these errors. For number n, factorial of $n = 1 \times 2 \times 3 \times \dots \times n$.

a.	FACT: sw \$ra, 4(\$sp) sw \$a0, 0(\$sp) addi \$sp, \$sp, -8 slti \$t0, \$a0, 1 beq \$t0, \$0, L1 addi \$v0, \$0, 1 addi \$sp, \$sp, 8 jr \$ra
	L1: addi \$a0, \$a0, -1 jal FACT addi \$sp, \$sp, 8 lw \$a0, 0(\$sp) lw \$ra, 4(\$sp) mul \$v0, \$a0, \$v0 jr \$ra

b.	FACT: addi \$sp, \$sp, 4 sw \$ra, 4(\$sp) sw \$a0, 0(\$sp) addi \$sp, \$sp, -8 slti \$t0, \$a0, 1 beq \$t0, \$0, L1 mul \$v0, \$0, 1 addi \$sp, \$sp, 8 jr \$ra
	L1: addi \$a0, \$a0, -1 jal FACT addi \$sp, \$sp, 8 lw \$a0, 0(\$sp) lw \$ra, 4(\$sp) addi \$sp, \$sp, 8 jr \$ra

2.20.1 [5] <2.8> The MIPS assembly code fragment computes the factorial of a given input. The integer input is stored in register \$v0. In the assembly code fragment, what is the value of \$v0?

2.20.2 [10] <2.8> For the MIPS assembly code fragment, what is the value of the input is 4. Rewrite the code fragment to compute the factorial of a number. Restrict your register usage to \$v0, \$t0, \$t1, \$t2, \$t3, \$t4, \$t5, \$t6, \$t7, \$s0, \$s1, \$s2, \$s3, \$s4, \$s5, \$s6, \$s7, \$ra, \$sp, \$fp, \$gp, \$zero, \$at, \$a0, \$a1, \$a2, \$a3, \$a4, \$a5, \$a6, \$a7, \$a8, \$a9, \$a10, \$a11, \$a12, \$a13, \$a14, \$a15, \$a16, \$a17, \$a18, \$a19, \$a20, \$a21, \$a22, \$a23, \$a24, \$a25, \$a26, \$a27, \$a28, \$a29, \$a30, \$a31, \$a32, \$a33, \$a34, \$a35, \$a36, \$a37, \$a38, \$a39, \$a40, \$a41, \$a42, \$a43, \$a44, \$a45, \$a46, \$a47, \$a48, \$a49, \$a50, \$a51, \$a52, \$a53, \$a54, \$a55, \$a56, \$a57, \$a58, \$a59, \$a60, \$a61, \$a62, \$a63, \$a64, \$a65, \$a66, \$a67, \$a68, \$a69, \$a70, \$a71, \$a72, \$a73, \$a74, \$a75, \$a76, \$a77, \$a78, \$a79, \$a80, \$a81, \$a82, \$a83, \$a84, \$a85, \$a86, \$a87, \$a88, \$a89, \$a90, \$a91, \$a92, \$a93, \$a94, \$a95, \$a96, \$a97, \$a98, \$a99, \$a100, \$a101, \$a102, \$a103, \$a104, \$a105, \$a106, \$a107, \$a108, \$a109, \$a110, \$a111, \$a112, \$a113, \$a114, \$a115, \$a116, \$a117, \$a118, \$a119, \$a120, \$a121, \$a122, \$a123, \$a124, \$a125, \$a126, \$a127, \$a128, \$a129, \$a130, \$a131, \$a132, \$a133, \$a134, \$a135, \$a136, \$a137, \$a138, \$a139, \$a140, \$a141, \$a142, \$a143, \$a144, \$a145, \$a146, \$a147, \$a148, \$a149, \$a150, \$a151, \$a152, \$a153, \$a154, \$a155, \$a156, \$a157, \$a158, \$a159, \$a160, \$a161, \$a162, \$a163, \$a164, \$a165, \$a166, \$a167, \$a168, \$a169, \$a170, \$a171, \$a172, \$a173, \$a174, \$a175, \$a176, \$a177, \$a178, \$a179, \$a180, \$a181, \$a182, \$a183, \$a184, \$a185, \$a186, \$a187, \$a188, \$a189, \$a190, \$a191, \$a192, \$a193, \$a194, \$a195, \$a196, \$a197, \$a198, \$a199, \$a200, \$a201, \$a202, \$a203, \$a204, \$a205, \$a206, \$a207, \$a208, \$a209, \$a210, \$a211, \$a212, \$a213, \$a214, \$a215, \$a216, \$a217, \$a218, \$a219, \$a220, \$a221, \$a222, \$a223, \$a224, \$a225, \$a226, \$a227, \$a228, \$a229, \$a230, \$a231, \$a232, \$a233, \$a234, \$a235, \$a236, \$a237, \$a238, \$a239, \$a240, \$a241, \$a242, \$a243, \$a244, \$a245, \$a246, \$a247, \$a248, \$a249, \$a250, \$a251, \$a252, \$a253, \$a254, \$a255, \$a256, \$a257, \$a258, \$a259, \$a260, \$a261, \$a262, \$a263, \$a264, \$a265, \$a266, \$a267, \$a268, \$a269, \$a270, \$a271, \$a272, \$a273, \$a274, \$a275, \$a276, \$a277, \$a278, \$a279, \$a280, \$a281, \$a282, \$a283, \$a284, \$a285, \$a286, \$a287, \$a288, \$a289, \$a290, \$a291, \$a292, \$a293, \$a294, \$a295, \$a296, \$a297, \$a298, \$a299, \$a300, \$a301, \$a302, \$a303, \$a304, \$a305, \$a306, \$a307, \$a308, \$a309, \$a310, \$a311, \$a312, \$a313, \$a314, \$a315, \$a316, \$a317, \$a318, \$a319, \$a320, \$a321, \$a322, \$a323, \$a324, \$a325, \$a326, \$a327, \$a328, \$a329, \$a330, \$a331, \$a332, \$a333, \$a334, \$a335, \$a336, \$a337, \$a338, \$a339, \$a340, \$a341, \$a342, \$a343, \$a344, \$a345, \$a346, \$a347, \$a348, \$a349, \$a350, \$a351, \$a352, \$a353, \$a354, \$a355, \$a356, \$a357, \$a358, \$a359, \$a360, \$a361, \$a362, \$a363, \$a364, \$a365, \$a366, \$a367, \$a368, \$a369, \$a370, \$a371, \$a372, \$a373, \$a374, \$a375, \$a376, \$a377, \$a378, \$a379, \$a380, \$a381, \$a382, \$a383, \$a384, \$a385, \$a386, \$a387, \$a388, \$a389, \$a390, \$a391, \$a392, \$a393, \$a394, \$a395, \$a396, \$a397, \$a398, \$a399, \$a400, \$a401, \$a402, \$a403, \$a404, \$a405, \$a406, \$a407, \$a408, \$a409, \$a410, \$a411, \$a412, \$a413, \$a414, \$a415, \$a416, \$a417, \$a418, \$a419, \$a420, \$a421, \$a422, \$a423, \$a424, \$a425, \$a426, \$a427, \$a428, \$a429, \$a430, \$a431, \$a432, \$a433, \$a434, \$a435, \$a436, \$a437, \$a438, \$a439, \$a440, \$a441, \$a442, \$a443, \$a444, \$a445, \$a446, \$a447, \$a448, \$a449, \$a450, \$a451, \$a452, \$a453, \$a454, \$a455, \$a456, \$a457, \$a458, \$a459, \$a460, \$a461, \$a462, \$a463, \$a464, \$a465, \$a466, \$a467, \$a468, \$a469, \$a470, \$a471, \$a472, \$a473, \$a474, \$a475, \$a476, \$a477, \$a478, \$a479, \$a480, \$a481, \$a482, \$a483, \$a484, \$a485, \$a486, \$a487, \$a488, \$a489, \$a490, \$a491, \$a492, \$a493, \$a494, \$a495, \$a496, \$a497, \$a498, \$a499, \$a500, \$a501, \$a502, \$a503, \$a504, \$a505, \$a506, \$a507, \$a508, \$a509, \$a510, \$a511, \$a512, \$a513, \$a514, \$a515, \$a516, \$a517, \$a518, \$a519, \$a520, \$a521, \$a522, \$a523, \$a524, \$a525, \$a526, \$a527, \$a528, \$a529, \$a530, \$a531, \$a532, \$a533, \$a534, \$a535, \$a536, \$a537, \$a538, \$a539, \$a540, \$a541, \$a542, \$a543, \$a544, \$a545, \$a546, \$a547, \$a548, \$a549, \$a550, \$a551, \$a552, \$a553, \$a554, \$a555, \$a556, \$a557, \$a558, \$a559, \$a560, \$a561, \$a562, \$a563, \$a564, \$a565, \$a566, \$a567, \$a568, \$a569, \$a570, \$a571, \$a572, \$a573, \$a574, \$a575, \$a576, \$a577, \$a578, \$a579, \$a580, \$a581, \$a582, \$a583, \$a584, \$a585, \$a586, \$a587, \$a588, \$a589, \$a590, \$a591, \$a592, \$a593, \$a594, \$a595, \$a596, \$a597, \$a598, \$a599, \$a600, \$a601, \$a602, \$a603, \$a604, \$a605, \$a606, \$a607, \$a608, \$a609, \$a610, \$a611, \$a612, \$a613, \$a614, \$a615, \$a616, \$a617, \$a618, \$a619, \$a620, \$a621, \$a622, \$a623, \$a624, \$a625, \$a626, \$a627, \$a628, \$a629, \$a630, \$a631, \$a632, \$a633, \$a634, \$a635, \$a636, \$a637, \$a638, \$a639, \$a640, \$a641, \$a642, \$a643, \$a644, \$a645, \$a646, \$a647, \$a648, \$a649, \$a650, \$a651, \$a652, \$a653, \$a654, \$a655, \$a656, \$a657, \$a658, \$a659, \$a660, \$a661, \$a662, \$a663, \$a664, \$a665, \$a666, \$a667, \$a668, \$a669, \$a670, \$a671, \$a672, \$a673, \$a674, \$a675, \$a676, \$a677, \$a678, \$a679, \$a680, \$a681, \$a682, \$a683, \$a684, \$a685, \$a686, \$a687, \$a688, \$a689, \$a690, \$a691, \$a692, \$a693, \$a694, \$a695, \$a696, \$a697, \$a698, \$a699, \$a700, \$a701, \$a702, \$a703, \$a704, \$a705, \$a706, \$a707, \$a708, \$a709, \$a710, \$a711, \$a712, \$a713, \$a714, \$a715, \$a716, \$a717, \$a718, \$a719, \$a720, \$a721, \$a722, \$a723, \$a724, \$a725, \$a726, \$a727, \$a728, \$a729, \$a730, \$a731, \$a732, \$a733, \$a734, \$a735, \$a736, \$a737, \$a738, \$a739, \$a740, \$a741, \$a742, \$a743, \$a744, \$a745, \$a746, \$a747, \$a748, \$a749, \$a750, \$a751, \$a752, \$a753, \$a754, \$a755, \$a756, \$a757, \$a758, \$a759, \$a760, \$a761, \$a762, \$a763, \$a764, \$a765, \$a766, \$a767, \$a768, \$a769, \$a770, \$a771, \$a772, \$a773, \$a774, \$a775, \$a776, \$a777, \$a778, \$a779, \$a780, \$a781, \$a782, \$a783, \$a784, \$a785, \$a786, \$a787, \$a788, \$a789, \$a790, \$a791, \$a792, \$a793, \$a794, \$a795, \$a796, \$a797, \$a798, \$a799, \$a800, \$a801, \$a802, \$a803, \$a804, \$a805, \$a806, \$a807, \$a808, \$a809, \$a810, \$a811, \$a812, \$a813, \$a814, \$a815, \$a816, \$a817, \$a818, \$a819, \$a820, \$a821, \$a822, \$a823, \$a824, \$a825, \$a826, \$a827, \$a828, \$a829, \$a830, \$a831, \$a832, \$a833, \$a834, \$a835, \$a836, \$a837, \$a838, \$a839, \$a840, \$a841, \$a842, \$a843, \$a844, \$a845, \$a846, \$a847, \$a848, \$a849, \$a850, \$a851, \$a852, \$a853, \$a854, \$a855, \$a856, \$a857, \$a858, \$a859, \$a860, \$a861, \$a862, \$a863, \$a864, \$a865, \$a866, \$a867, \$a868, \$a869, \$a870, \$a871, \$a872, \$a873, \$a874, \$a875, \$a876, \$a877, \$a878, \$a879, \$a880, \$a881, \$a882, \$a883, \$a884, \$a885, \$a886, \$a887, \$a888, \$a889, \$a890, \$a891, \$a892, \$a893, \$a894, \$a895, \$a896, \$a897, \$a898, \$a899, \$a900, \$a901, \$a902, \$a903, \$a904, \$a905, \$a906, \$a907, \$a908, \$a909, \$a910, \$a911, \$a912, \$a913, \$a914, \$a915, \$a916, \$a917, \$a918, \$a919, \$a920, \$a921, \$a922, \$a923, \$a924, \$a925, \$a926, \$a927, \$a928, \$a929, \$a930, \$a931, \$a932, \$a933, \$a934, \$a935, \$a936, \$a937, \$a938, \$a939, \$a940, \$a941, \$a942, \$a943, \$a944, \$a945, \$a946, \$a947, \$a948, \$a949, \$a950, \$a951, \$a952, \$a953, \$a954, \$a955, \$a956, \$a957, \$a958, \$a959, \$a960, \$a961, \$a962, \$a963, \$a964, \$a965, \$a966, \$a967, \$a968, \$a969, \$a970, \$a971, \$a972, \$a973, \$a974, \$a975, \$a976, \$a977, \$a978, \$a979, \$a980, \$a981, \$a982, \$a983, \$a984, \$a985, \$a986, \$a987, \$a988, \$a989, \$a990, \$a991, \$a992, \$a993, \$a994, \$a995, \$a996, \$a997, \$a998, \$a999, \$a1000, \$a1001, \$a1002, \$a1003, \$a1004, \$a1005, \$a1006, \$a1007, \$a1008, \$a1009, \$a1010, \$a1011, \$a1012, \$a1013, \$a1014, \$a1015, \$a1016, \$a1017, \$a1018, \$a1019, \$a1020, \$a1021, \$a1022, \$a1023, \$a1024, \$a1025, \$a1026, \$a1027, \$a1028, \$a1029, \$a1030, \$a1031, \$a1032, \$a1033, \$a1034, \$a1035, \$a1036, \$a1037, \$a1038, \$a1039, \$a1040, \$a1041, \$a1042, \$a1043, \$a1044, \$a1045, \$a1046, \$a1047, \$a1048, \$a1049, \$a1050, \$a1051, \$a1052, \$a1053, \$a1054, \$a1055, \$a1056, \$a1057, \$a1058, \$a1059, \$a1060, \$a1061, \$a1062, \$a1063, \$a1064, \$a1065, \$a1066, \$a1067, \$a1068, \$a1069, \$a1070, \$a1071, \$a1072, \$a1073, \$a1074, \$a1075, \$a1076, \$a1077, \$a1078, \$a1079, \$a1080, \$a1081, \$a1082, \$a1083, \$a1084, \$a1085, \$a1086, \$a1087, \$a1088, \$a1089, \$a1090, \$a1091, \$a1092, \$a1093, \$a1094, \$a1095, \$a1096, \$a1097, \$a1098, \$a1099, \$a1100, \$a1101, \$a1102, \$a1103, \$a1104, \$a1105, \$a1106, \$a1107, \$a1108, \$a1109, \$a1110, \$a1111, \$a1112, \$a1113, \$a1114, \$a1115, \$a1116, \$a1117, \$a1118, \$a1119, \$a1120, \$a1121, \$a1122, \$a1123, \$a1124, \$a1125, \$a1126, \$a1127, \$a1128, \$a1129, \$a1130, \$a1131, \$a1132, \$a1133, \$a1134, \$a1135, \$a1136, \$a1137, \$a1138, \$a1139, \$a1140, \$a1141, \$a1142, \$a1143, \$a1144, \$a1145, \$a1146, \$a1147, \$a1148, \$a1149, \$a1150, \$a1151, \$a1152, \$a1153, \$a1154, \$a1155, \$a1156, \$a1157, \$a1158, \$a1159, \$a1160, \$a1161, \$a1162, \$a1163, \$a1164, \$a1165, \$a1166, \$a1167, \$a1168, \$a1169, \$a1170, \$a1171, \$a1172, \$a1173, \$a1174, \$a1175, \$a1176, \$a1177, \$a1178, \$a1179, \$a1180, \$a1181, \$a1182, \$a1183, \$a1184, \$a1185, \$a1186, \$a1187, \$a1188, \$a1189, \$a1190, \$a1191, \$a1192, \$a1193, \$a1194, \$a1195, \$a1196, \$a1197, \$a1198, \$a1199, \$a1200, \$a1201, \$a1202, \$a1203, \$a1204, \$a1205, \$a1206, \$a1207, \$a1208, \$a1209, \$a1210, \$a1211, \$a1212, \$a1213, \$a1214, \$a1215, \$a1216, \$a1217, \$a1218, \$a1219, \$a1220, \$a1221, \$a1222, \$a1223, \$a1224, \$a1225, \$a1226, \$a1227, \$a1228, \$a1229, \$a1230, \$a1231, \$a1232, \$a1233, \$a1234, \$a1235, \$a1236, \$a1237, \$a1238, \$a1239, \$a1240, \$a1241, \$a1242, \$a1243, \$a1244, \$a1245, \$a1246, \$a1247, \$a1248, \$a1249, \$a1250, \$a1251, \$a1252, \$a1253, \$a1254, \$a1255, \$a1256, \$a1257, \$a1258, \$a1259, \$a1260, \$a1261, \$a1262, \$a1263, \$a1264, \$a1265, \$a1266, \$a1267, \$a1268, \$a1269, \$a1270, \$a1271, \$a1272, \$a1273, \$a1274, \$a1275, \$a1276, \$a1277, \$a1278, \$a1279, \$a1280, \$a1281, \$a1282, \$a1283, \$a1284, \$a1285, \$a1286, \$a1287, \$a1288, \$a1289, \$a1290, \$a1291, \$a1292, \$a1293, \$a1294, \$a1295, \$a1296, \$a1297, \$a1298, \$a1299, \$a1300, \$a1301, \$a1302, \$a1303, \$a1304, \$a1305, \$a1306, \$a1307, \$a1308, \$a1309, \$a1310, \$a1311, \$a1312, \$a1313, \$a1314, \$a1315, \$a1316, \$a1317, \$a1318, \$a1319, \$a1320, \$a1321, \$a1322, \$a1323, \$a1324, \$a1325, \$a1326, \$a1327, \$a1328, \$a1329, \$a1330, \$a1331, \$a1332, \$a1333, \$a1334, \$a1335, \$a1336, \$a1337, \$a1338, \$a1339, \$a1340, \$a1341, \$a1342, \$a1343, \$a1344, \$a1345, \$a1346, \$a1347, \$a1348, \$a1349, \$a1350, \$a1351, \$a1352, \$a1353, \$a1354, \$a1355, \$a1356, \$a1357, \$a1358, \$a1359, \$a1360, \$a1361, \$a1362, \$a1363, \$a1364, \$a1365, \$a1366, \$a1367, \$a1368, \$a1369, \$a1370, \$a1371, \$a1372, \$a1373, \$a1374, \$a1375, \$a1376, \$a1377, \$a1378, \$a1379, \$a1380, \$a1381, \$a1382, \$a1383, \$a1384, \$a1385, \$a1386, \$a1387, \$a1388, \$a1389, \$a1390, \$a1391, \$a1392, \$a1393, \$a1394, \$a1395, \$a1396, \$a1397, \$a1398, \$a1399, \$a1400, \$a1401, \$a1402, \$a1403, \$a1404, \$a1405, \$a1406, \$a1407, \$a1408, \$a1409, \$a1410, \$a1411, \$a1412, \$a1413, \$a1414, \$a1415, \$a1416, \$a1417, \$a1418, \$a1419, \$a1420, \$a1421, \$a1422, \$a1423, \$a1424, \$a1425, \$a1426, \$a1427, \$a1428, \$a1429, \$a1430, \$a1431, \$a1432, \$a1433, \$a1434, \$a1435, \$a1436, \$a1437, \$a1438, \$a1439, \$a1440, \$a1441, \$a1442, \$a1443, \$a1444, \$a1445, \$a1446, \$a1447, \$a1448, \$a1449, \$a1450, \$a1451, \$a1452, \$a1453, \$a1454, \$a1455, \$a1456, \$a1457, \$a1458, \$a1459, \$a1460, \$a1461, \$a1462, \$a1463, \$a1464, \$a1465, \$a1466, \$a1467, \$a1468, \$a1469, \$a1470, \$a1471, \$a1472, \$a1473, \$a1474, \$a1475, \$a1476, \$a1477, \$a1478, \$a1479, \$a1480, \$a1481, \$a1482, \$a1483, \$a1484, \$a1485, \$a1486, \$a1487, \$a1488, \$a1489, \$a1490, \$a1491, \$a1492, \$a1493, \$a1494, \$a1495, \$a1496, \$a1497, \$a1498, \$a1499, \$a1500, \$a1501, \$a1502, \$a1503, \$a1504, \$a1505, \$a1506, \$a1507, \$a1508, \$a1509, \$a1510, \$a1511, \$a1512, \$a1513, \$a1514, \$a1515, \$a1516, \$a1517, \$a1518, \$a1519, \$a1520, \$a1521, \$a1522, \$a1523, \$a1524, \$a1525, \$a1526, \$a1527, \$a1528, \$a1529, \$a1530, \$a1531, \$a1532, \$a1533, \$a1534, \$a1535, \$a1536, \$a1537, \$a1538, \$a1539, \$a1540, \$a1541, \$a1542, \$a1543, \$a1544, \$a1545, \$a1546, \$a1547, \$a1548, \$a1549, \$a1550, \$a1551, \$a1552, \$a1553, \$a1554, \$a1555, \$a1556, \$a1557, \$a1558, \$a1559, \$a1560, \$a1561, \$a1562, \$a1563, \$a1564, \$a1565, \$a1566, \$a1567, \$a1568, \$a1569, \$a1570, \$a1571, \$a1572, \$a1573, \$a1574, \$a1575, \$a1576, \$a1577, \$a1578, \$a1579, \$a1580, \$a1581, \$a1582, \$a1583, \$a1584, \$a1585, \$a1586, \$a1587, \$a1588, \$a1589, \$a1590, \$a1591, \$a1592, \$a1593, \$a1594, \$a1595, \$a1596, \$a1597, \$a1598, \$a1599, \$a1600, \$a1601, \$a1602, \$a1603, \$a1604, \$a1605, \$a1606, \$a1607, \$a1608, \$a1609, \$a1610, \$a1611, \$a1612, \$a1613, \$a1614, \$a1615, \$a1616, \$a1617, \$a1618, \$a1619, \$a1620, \$a1621, \$a1622, \$a1623, \$a1624, \$a1625, \$a1626, \$a1627, \$a1628, \$a1629, \$a1630, \$a1631, \$a1632, \$a1633, \$a1634, \$a1635, \$a1636, \$a1637, \$a1638, \$a1639, \$a1640, \$a1641, \$a1642, \$a1643, \$a1644, \$a1645, \$a1646, \$a1647, \$a1648, \$a1649, \$a1650, \$a1651, \$a1652, \$a1653, \$a1654, \$a1655, \$a1656, \$a1657, \$a1658, \$a1659, \$a1660, \$a1661, \$a1662, \$a1663, \$a1664, \$a1665, \$a1666, \$a1667, \$a1668, \$a1669, \$a1670, \$a1671, \$a1672, \$a1673, \$a1674, \$a1675, \$a1676, \$a1677, \$a1678, \$a1679, \$a1680, \$a1681, \$a1682, \$a1683, \$a1684, \$a1685, \$a1686, \$a1687, \$a1688, \$a1689, \$a1690, \$a1691, \$a1692, \$a1693, \$a1694, \$a1695, \$a1696, \$a1697, \$a1698, \$a1699, \$a1700, \$a1701, \$a1702, \$a1703, \$a1704, \$a1705, \$a1706, \$a1707, \$a1708,


```

b. FACT: addi $sp, $sp, 8
        sw  $ra, 4($sp)
        sw  $a0, 0($sp)
        add $s0, $0, $a0
        slti $t0, $a0, 2
        beq $t0, $0, L1
        mul $v0, $s0, $v0
        addi $sp, $sp, -8
        jr  $ra

L1:      addi $a0, $a0, -1
        jal  FACT
        addi $v0, $0, 1
        lw  $a0, 0($sp)
        lw  $ra, 4($sp)
        addi $sp, $sp, -8
        jr  $ra

```

2.20.1 [5] <2.8> The MIPS assembly program above computes the factorial of a given input. The integer input is passed through register \$a0, and the result is returned in register \$v0. In the assembly code, there are a few errors. Correct the MIPS errors.

2.20.2 [10] <2.8> For the recursive factorial MIPS program above, assume that the input is 4. Rewrite the factorial program to operate in a non-recursive manner. Restrict your register usage to registers \$s0-\$s7. What is the total number of instructions used to execute your solution from 2.20.2 versus the recursive version of the factorial program?

2.20.3 [5] <2.8> Show the contents of the stack after each function call, assuming that the input is 4.

For the following problems, the table has an assembly code fragment that computes a Fibonacci number. However, the entries in the table have errors, and you will be asked to fix these errors. For number n , the Fibonacci of n is calculated as follows:

n	fibonacci of n
1	1
2	1
3	2
4	3
5	5
6	8
7	13
8	21

a.	<pre> FIB: addi \$sp, \$sp, -12 sw \$ra, 0(\$sp) sw \$s1, 4(\$sp) sw \$a0, 8(\$sp) slti \$t0, \$a0, 1 beq \$t0, \$0, L1 addi \$v0, \$a0, \$0 j EXIT L1: addi \$a0, \$a0, -1 jal FIB addi \$s1, \$v0, \$0 addi \$a0, \$a0, -1 jal FIB add \$v0, \$v0, \$s1 EXIT: lw \$ra, 0(\$sp) lw \$a0, 8(\$sp) lw \$s1, 4(\$sp) addi \$sp, \$sp, 12 jr \$ra </pre>
b.	<pre> FIB: addi \$sp, \$sp, -12 sw \$ra, 8(\$sp) sw \$s1, 4(\$sp) sw \$a0, 0(\$sp) slti \$t0, \$a0, 3 beq \$t0, \$0, L1 addi \$v0, \$0, 1 j EXIT L1: addi \$a0, \$a0, -1 jal FIB addi \$a0, \$a0, -2 jal FIB add \$v0, \$v0, \$s1 EXIT: lw \$a0, 0(\$sp) lw \$s1, 4(\$sp) lw \$ra, 8(\$sp) addi \$sp, \$sp, 12 jr \$ra </pre>

2.20.4 [5] <2.8> The MIPS assembly program above computes the Fibonacci of a given input. The integer input is passed through register \$a0, and the result is returned in register \$v0. In the assembly code, there are a few errors. Correct the MIPS errors.

2.20.5 [10] <2.8> For the recursive Fibonacci MIPS program above, assume that the input is 4. Rewrite the Fibonacci program to operate in a non-recursive manner. Restrict your register usage to registers \$s0-\$s7. What is the total number of

instructions used to execute the factorial program?

2.20.6 [5] <2.8> Show the assembly code for the factorial program, assuming that the input is 4.

Exercise 2.21

Assume that the stack global pointers start at 0x00000000. In the calling convention, arguments are passed using registers. Functions may only use

a.	<pre> int my_global; main() { int x = 10; int y = 20; int z; z = my_function(x, y); } int my_function(int x, int y) { return x + y; } </pre>
b.	<pre> int my_global; main() { int z; my_global = 0; z = leaf_function(10, 20); } int leaf_function(int x, int y) { return x + y; } </pre>

2.21.1 [5] <2.8>

2.21.2 [5] <2.8> Write the assembly code for each function call.

2.21.3 [5] <2.8> For the recursive Fibonacci MIPS program above, assume that the input is 4. Rewrite the Fibonacci program to operate in a non-recursive manner. Restrict your register usage to registers \$s0-\$s7. What is the total number of

instructions used to execute your solution from 2.20.2 versus the recursive version of the factorial program?

2.20.6 [5] <2.8> Show the contents of the stack after each function call, assuming that the input is 4.

Exercise 2.21

Assume that the stack and the static data segments are empty and that the stack and global pointers start at address 0x7ff fffc and 0x1000 8000, respectively. Assume the calling conventions as specified in Figure 2.11 and that function inputs are passed using registers \$a0-\$a3 and returned in register \$r0. Assume that leaf functions may only use saved registers.

a.	<pre> int my_global = 100; main() { int x = 10; int y = 20; int z; z = my_function(x, y) } int my_function(int x, int y) { return x - y + my_global; } </pre>
b.	<pre> int my_global = 100; main() { int z; my_global += 1; z = leaf_function(my_global); } int leaf_function(int x) { return x + 1; } </pre>

2.21.1 [5] <2.8> Write MIPS assembly code for the code in the table above.

2.21.2 [5] <2.8> Show the contents of the stack and the static data segments after each function call.

2.21.3 [5] <2.8> If the leaf function could use temporary registers (\$t0, \$t1, etc.), write the MIPS code for the code in the table above.

The following three problems in this Exercise refer to this function, written in MIPS assembly following the calling conventions from Figure 2.14:

a.	f: add \$v0,\$a1,\$a0 bnez \$a2,L sub \$v0,\$a0,\$a1 L: jr \$v0
b.	f: add \$a2,\$a3,\$a2 slt \$a2,\$a2,\$a0 move \$v0,\$a1 beqz \$a2,L jr \$ra L: move \$a0,\$a1 jal g ; Tail call

2.21.4 [10] <2.8> This code contains a mistake that violates the MIPS calling convention. What is this mistake and how should it be fixed?

2.21.5 [10] <2.8> What is the C equivalent of this code? Assume that the function's arguments are named a, b, c, etc. in the C version of the function.

2.21.6 [10] <2.8> At the point where this function is called register \$a0, \$a1, \$a2, and \$a3 have values 1, 100, 1000, and 30, respectively. What is the value returned by this function? If another function g is called from f, assume that the value returned from g is always 500.

Exercise 2.22

This exercise explores ASCII and Unicode conversion.

The following table shows strings of characters.

a.	hello world
b.	0123456789

2.22.1 [5] <2.9> Translate the strings into hexadecimal ASCII byte values.

2.22.2 [5] <2.9> Translate the strings into 16-bit Unicode (using hex notation and the Basic Latin character set).

The following table shows hexadecimal ASCII character values.

a.	41 44 44
b.	4D 49 50 53

2.22.3 [5] <2.5, 2.9> ?

Exercise 2.23

In this exercise, you will strings into the number

a.	positive and negative in
b.	positive hexadecimal in

2.23.1 [10] <2.9> W ASCII number string w Your program should ex string containing some should compute the int number in register \$v0 your program should st \$a0 points to a sequenc "24"), then when the pr

Exercise 2.24

Assume that the register \$t2 contains the addre endian addressing.

a.	lbu \$t0, 0(\$t1) sw \$t0, 0(\$t2)
b.	lb \$t0, 0(\$t1) sh \$t0, 0(\$t2)

2.24.1 [5] <2.9> Assu

1000 0000

What value is stored at memory location point

2.24.2 [5] <2.9> Assu

1000 0000

2.22.3 [5] <2.5, 2.9> Translate the hexadecimal ASCII values to text.

Exercise 2.23

In this exercise, you will be asked to write an MIPS assembly program that converts strings into the number format as specified in the table.

a.	positive and negative integer decimal strings
b.	positive hexadecimal integers

2.23.1 [10] <2.9> Write a program in MIPS assembly language to convert an ASCII number string with the conditions listed in the table above, to an integer. Your program should expect register \$a0 to hold the address of a null-terminated string containing some combination of the digits 0 through 9. Your program should compute the integer value equivalent to this string of digits, then place the number in register \$v0. If a non-digit character appears anywhere in the string, your program should stop with the value -1 in register \$v0. For example, if register \$a0 points to a sequence of three bytes 50_{ten}, 52_{ten}, 0_{ten} (the null-terminated string "24"), then when the program stops, register \$v0 should contain the value 24_{ten}.

Exercise 2.24

Assume that the register \$t1 contains the address 0x1000 0000 and the register \$t2 contains the address 0x1000 0010. Note the MIPS architecture utilizes big-endian addressing.

a.	lbu \$t0, 0(\$t1) sw \$t0, 0(\$t2)
b.	lb \$t0, 0(\$t1) sh \$t0, 0(\$t2)

2.24.1 [5] <2.9> Assume that the data (in hexadecimal) at address 0x1000 0000 is:

1000 0000	12	34	56	78
-----------	----	----	----	----

What value is stored at the address pointed to by register \$t2? Assume that the memory location pointed to \$t2 is initialized to 0xFFFF FFFF.

2.24.2 [5] <2.9> Assume that the data (in hexadecimal) at address 0x1000 0000 is:

1000 0000	80	80	80	80
-----------	----	----	----	----

What value is stored at the address pointed to by register \$t2? Assume that the memory location pointed to \$t2 is initialized to 0x0000 0000.

2.24.3 [5] <2.9> Assume that the data (in hexadecimal) at address 0x1000 0000 is:

1000 0000	11	00	00	FF
-----------	----	----	----	----

What value is stored at the address pointed to by register \$t2? Assume that the memory location pointed to \$t2 is initialized to 0x5555 5555.

Exercise 2.25

In this exercise, you will explore 32-bit constants in MIPS. For the following problems, you will be using the binary data in the table below.

a.	0010 0000 0000 0001 0100 1001 0010 0100 _{two}
b.	0000 1111 1011 1110 0100 0000 0000 0000 _{two}

2.25.1 [10] <2.10> Write the MIPS assembly code that creates the 32-bit constants listed above and stores that value to register \$t1.

2.25.2 [5] <2.6, 2.10> If the current value of the PC is 0x00000000, can you use a single jump instruction to get to the PC address as shown in the table above?

2.25.3 [5] <2.6, 2.10> If the current value of the PC is 0x00000600, can you use a single branch instruction to get to the PC address as shown in the table above?

2.25.4 [5] <2.6, 2.10> If the current value of the PC is 0x1FFF000, can you use a single branch instruction to get to the PC address as shown in the table above?

2.25.5 [10] <2.10> If the immediate field of an MIPS instruction was only 8 bits wide, write the MIPS code that creates the 32-bit constants listed above and stores that value to register \$t1. Do not use the lui instruction.

For the following problems, you will be using the MIPS assembly code as listed in the table.

a.	lui \$t0, 0x1234 addi \$t0, \$t0, 0x5678
b.	lui \$t0, 0x1234 andi \$t0, \$t0, 0x5678

2.25.6 [5] <2.6, 2.10> What value is stored at the address pointed to by register \$t2? Assume that the memory location pointed to \$t2 is initialized to 0x0000 0000.

2.25.7 [5] <2.6, 2.10> What value is stored at the address pointed to by register \$t2? Assume that the memory location pointed to \$t2 is initialized to 0x5555 5555.

Exercise 2.26

For this exercise, you will use the MIPS instruction set architecture.

a.	0x00020000
b.	0xFFFFF00

2.26.1 [10] <2.6, 2.10> What value is stored at the address pointed to by register \$t2? Assume that the memory location pointed to \$t2 is initialized to 0x0000 0000.

2.26.2 [10] <2.6, 2.10> What value is stored at the address pointed to by register \$t2? Assume that the memory location pointed to \$t2 is initialized to 0x5555 5555.

2.26.3 [10] <2.6, 2.10> MIPS designers have decided to increase the number of bits in the immediate field of the i-type instruction from 16 bits to 32 bits. If the PC is 0x00000000, what is the PC address that the instruction would jump to?

For the following problems, you will be using the MIPS assembly code as listed in the table.

a.	128 registers
b.	Four times as many different instructions

2.26.4 [10] <2.6, 2.10> If the instruction format of the MIPS instruction set were changed so that all instructions remained in the i-type format, what is the impact on the number of instructions that could be encoded in the instruction set?

2.26.5 [10] <2.6, 2.10> If the instruction format of the MIPS instruction set were changed so that all instructions remained in the i-type format, what is the impact on the number of instructions that could be encoded in the instruction set?

2.25.6 [5] <2.6, 2.10> What is the value of register \$t0 after the sequence of code in the table above?

2.25.7 [5] <2.6, 2.10> Write C code that is equivalent to the assembly code in the table. Assume that the largest constant that you can load into a 32-bit integer is 16 bits.

Exercise 2.26

For this exercise, you will explore the range of branch and jump instructions in MIPS. For the following problems, use the hexadecimal data in the table below.

a.	0x00020000
b.	0xFFFFF00

2.26.1 [10] <2.6, 2.10> If the PC is at address 0x00000000, how many branch (no jump instructions) do you need to get to the address in the table above?

2.26.2 [10] <2.6, 2.10> If the PC is at address 0x00000000, how many jump instructions (no jump register instructions or branch instructions) are required to get to the target address in the table above?

2.26.3 [10] <2.6, 2.10> In order to reduce the size of MIPS programs, MIPS designers have decided to cut the immediate field of I-type instructions from 16 bits to 8 bits. If the PC is at address 0x00000000, how many branch instructions are needed to set the PC to the address in the table above?

For the following problems, you will be using making modifications to the MIPS instruction set architecture.

a.	128 registers
b.	Four times as many different operations

2.26.4 [10] <2.6, 2.10> If the instruction set of the MIPS processor is modified, the instruction format must also be changed. For each of the suggested changes above, what is the impact on the range of addresses for a beq instruction? Assume that all instructions remain 32 bits long and any changes made to the instruction format of i-type instructions only increase/decrease the immediate field of the beq instruction.

2.26.5 [10] <2.6, 2.10> If the instruction set of the MIPS processor is modified, the instruction format must also be changed. For each of the suggested

changes above, what is the impact on the range of addresses for a jump instruction? Assume that instructions remain 32 bits long and any changes made to the instruction format of J-type instructions only impact the address field of the jump instruction.

2.26.6 [10] <2.6, 2.10> If the instruction set of the MIPS processor is modified, the instruction format must also be changed. For each of the suggested changes above, what is the impact on the range of addresses for a jump register instruction, assuming that each instruction must be 32 bits.

Exercise 2.27

In the following problems, you will be exploring different addressing modes in the MIPS instruction set architecture. These different addressing modes are listed in the table below.

a.	Base or Displacement Addressing
b.	Pseudodirect Addressing

2.27.1 [5] <2.10> In the table above are different addressing modes of the MIPS instruction set. Give an example MIPS instruction that shows the MIPS addressing mode.

2.27.2 [5] <2.10> For the instructions in 2.27.1, what is the instruction format type used for the given instruction?

2.27.3 [5] <2.10> List the benefits and drawbacks of a particular MIPS addressing mode. Write MIPS code that shows these benefits and drawbacks.

In the following problems, you will be using the MIPS assembly code as listed below to explore the trade-offs of the immediate field in the MIPS I-type instructions.

a.	0x00400000 beq \$s0, \$0, FAR ... 0x00403100 FAR: addi \$s0, \$s0, 1
b.	0x00000100 j AWAY ... 0x04000010 AWAY: addi \$s0, \$s0, 1

2.27.4 [15] <2.10> For the MIPS statements above, show the bit-level instruction representation of each of the instructions in hexadecimal.

2.27.5 [10] <2.6, 2.10> If the instruction set of the MIPS processor is modified, the instruction format must also be changed. For each of the suggested changes above, what is the impact on the range of addresses for a jump register instruction, assuming that each instruction must be 32 bits.

2.27.6 [5] <2.6, 2.10> If the instruction set of the MIPS processor is modified, the instruction format must also be changed. For each of the suggested changes above, what is the impact on the range of addresses for a jump register instruction, assuming that each instruction must be 32 bits.

Exercise 2.28

The following MIPS assembly code is shown. What is the effect of the ll and sc instructions on the register \$t0?

a.	try: MOV \$t0, \$0 ll \$t0, 0(\$t0) addi \$t0, \$t0, 1 sc \$t0, 0(\$t0) MOV \$t0, \$0
----	---

2.28.1 [5] <2.10> In the table above are different addressing modes of the MIPS instruction set. Give an example MIPS instruction that shows the MIPS addressing mode.

2.28.2 [5] <2.10> For the instructions in 2.28.1, what is the instruction format type used for the given instruction?

2.28.3 [15] <2.10> List the benefits and drawbacks of a particular MIPS addressing mode. Write MIPS code that shows these benefits and drawbacks.

Each entry in the table above shows a MIPS instruction that uses a register. The register is the register that is used to store the result of the instruction. The register is used to store the result of the instruction. The register is used to store the result of the instruction.

a.	Processor 1 ll \$t1, 0(\$s0) sc \$t0, 0(\$s0)
----	---

2.27.5 [10] <2.10> By reducing the size of the immediate fields of the I-type and J-type instructions, we can save on the number of bits needed to represent these types of instructions. If the immediate field of I-type instructions were 8 bits and the immediate field of J-type instructions were 18 bits, rewrite the MIPS code above to reflect this change. Avoid using the `lui` instruction.

2.27.6 [5] <2.10> How many extra instructions are needed to do execute your code in 2.27.5 MIPS statements in the table versus the code shown in the table above?

Exercise 2.28

The following table contains MIPS assembly code for a lock. Refer to the definition of the `ll` and `sc` pairs of MIPS instructions.

a.	try: MOV	R3,R4
	LL	R2,0(R2)
	ADDI	R2,R2, 1
	SC	R3,0(R1)
	BEQZ	R3,try
	MOV	R4,R2

2.28.1 [5] <2.11> For each test and fail of the store conditional, how many instructions need to be executed?

2.28.2 [5] <2.11> For the load locked/store conditional code above, explain why this code may fail.

2.28.3 [15] <2.11> Rewrite the code above so that the code may operate correctly. Be sure to avoid any race conditions.

Each entry in the following table has code and also shows the contents of various registers. The notation “(\$s1)” shows the contents of a memory location pointed to by register \$s1. The assembly code in each table is executed in the cycle shown on parallel processors with a shared memory space.

a.

Processor 1	Processor 2	Cycle	Processor 1		Mem (\$s1)	Processor 2	
			\$t1	\$t0		\$t1	\$t0
		0	1	2	99	30	40
	ll \$t1, 0(\$s1)	1					
ll \$t1, 0(\$s1)		2					
	sc \$t0, 0(\$s1)	3					
sc \$t0, 0(\$s1)		4					

Processor 1	Processor 2	Cycle	Processor 1		Mem (\$s1)	Processor 2	
			\$t1	\$t0		\$t1	\$t0
		0	1	2	99	30	40
ll \$t1,0(\$s1)		1					
	ll \$t1,0(\$s1)	2					
	addi \$t1,\$t1,1	3					
	sc \$t1,0(\$s1)	4					
sc \$t0,0(\$s1)		5					

Exercise 2.29

```
lock(lk);
operation
unlock(lk);
```

	Operation
a.	shvar=max(shvar,x);
b.	if(shvar>0) shvar=max(shvar,x);

2.29.2 [10] <2.11> Repeat problem 2.29.1, but this time use `ll/sc` to perform an atomic update of the `shvar` variable directly, without using `lock()` and `unlock()`. Note that in this problem there is no variable `lk`.

means that $11/s_c$ always s
and if there is a branch we
executed instructions.

2.29.4 [10] <2.11> Using the same example as in 2.29.3, explain what happens when two processes execute the same code at the same time, assuming that each process has its own private memory.

2.29.5 [10] <2.11> Explain the address of variable `sh` and `$a2` contains the value of

2.29.6 [10] <2.11> If we have two shared variables (e.g., `shv1` and `shv2`) and want to do this easily using the approach of Section 2.29.5, we can use the lock operation and the compare-and-swap operation. We can do this using the approach of Section 2.29.5 by treating both shared variables in our program as one atomic object together as a single atomically accessed variable.

Exercise 2.30

Assembler instructions are used in MIPS programs. The instructions that get translated to actual

a.	clear \$t0
b.	beq \$t1, large, L0

2.30.1 [5] <2.12> For a minimal sequence of actions, may need to use temporal number that requires 32 bits, 16 bits.

The table below contains actual MIPS instructions

a.	bltu \$s0, \$t1, Lo
b.	ulw \$v0, v

means that `ll/sc` always succeeds, the lock is always free when we want to `lock()`, and if there is a branch we take the path that completes the operation with fewer executed instructions.

2.29.4 [10] <2.11> Using your code from 2.29.2 as an example, explain what happens when two processors begin to execute this critical section at the same time, assuming that each processor executes exactly one instruction per cycle.

2.29.5 [10] <2.11> Explain why in your code from 2.29.2 register `$a1` contains the address of variable `shvar` and not the value of that variable, and why register `$a2` contains the value of variable `x` and not its address.

2.29.6 [10] <2.11> If we want to atomically perform the same operation on two shared variables (e.g., `shvar1` and `shvar2`) in the same critical section, we can do this easily using the approach from 2.29.1 (simply put both updates between the lock operation and the corresponding unlock operation). Explain why we cannot do this using the approach from 2.29.2, i.e., why we cannot use `ll/sc` to access both shared variables in a way that guarantees that both updates are executed together as a single atomic operation.

Exercise 2.30

Assembler instructions are not a part of the MIPS instruction set, but often appear in MIPS programs. The table below contains some MIPS assembly instructions that get translated to actual MIPS instructions.

a.	<code>clear \$t0</code>
b.	<code>beq \$t1, large, LOOP</code>

2.30.1 [5] <2.12> For each assembly instruction in the table above, produce a minimal sequence of actual MIPS instructions to accomplish the same thing. You may need to use temporary registers in some cases. In the table `large` refers to a number that requires 32 bits to represent and `small` to a number that can fit into 16 bits.

The table below contains some MIPS assembly instructions that get translated to actual MIPS instructions.

a.	<code>bltu \$s0, \$t1, Loop</code>
b.	<code>ulw \$v0, v</code>

2.30.2 [5] <2.12> Does the instruction in the table above need to be edited during the link phase? Why?

Exercise 2.31

The table below contains the link-level details of two different procedures. In this exercise, you will be taking the place of the linker.

a.	Procedure A				Procedure B			
	Text Segment	Address	Instruction		Text Segment	Address	Instruction	
		0	lbu \$a0, 0(\$gp)			0	sw \$a1, 0(\$gp)	
		4	jal 0			4	jal 0	
	Data Segment	0	(X)		Data Segment	0	(Y)	
		---	---			---	---	
	Relocation Info	Address	Instruction Type	Dependency	Relocation Info	Address	Instruction Type	Dependency
		0	lbu	X		0	sw	Y
		4	jal	B		4	jal	A
	Symbol Table	Address	Symbol		Symbol Table	Address	Symbol	
		---	X			---	Y	
---		B		---		A		

b.	Procedure A				Procedure B			
	Text Segment	Address	Instruction		Text Segment	Address	Instruction	
		0	lui \$at, 0			0	sw \$a0, 0(\$gp)	
		4	ori \$a0, \$at, 0			4	jmp 0	
		---	---			---	---	
		0x84	jr \$ra			0x180	jal 0	
		---	---			---	---	
	Data Segment	0	(X)		Data Segment	0	(Y)	
		---	---			---	---	
	Relocation Info	Address	Instruction Type	Dependency	Relocation Info	Address	Instruction Type	Dependency
		0	lui	X		0	sw	Y
4		ori	X	4		jmp	F00	
				0x180		jal	A	
Symbol Table	Address	Symbol		Symbol Table	Address	Symbol		
	---	X			---	Y		
					0x180	F00		
					---	A		

2.31.1 [5] <2.12> L Assume that Procedure B has a text size allocation strategy as s

2.31.2 [5] <2.12> W

2.31.3 [5] <2.12> G jump instructions, wh branch and jump instr

Exercise 2.32

The first three problem the code in Figure 2.24

a.	void swap(int *p) { int temp; temp=*p; *p=*q; *q=temp; }
b.	void swap(int *p) { *p=*p+*q; *q=*p-*q; *p=*p-*q; }

2.32.1 [10] <2.13> T

2.32.2 [5] <2.13> W

2.32.3 [5] <2.13> If your MIPS code for sw

For the remaining three tion from Figure 2.27 i

a.	Use the swap function
b.	Sort an array of n byte

2.32.4 [5] <2.13> Dc isters in Figure 2.27?

2.32.5 [10] <2.13> V how many more (or fe

2.31.1 [5] <2.12> Link the object files above to form the executable file header. Assume that Procedure A has a text size of 0x140 and data size of 0x40 and Procedure B has a text size of 0x300 and data size of 0x50. Also assume the memory allocation strategy as shown in Figure 2.13.

2.31.2 [5] <2.12> What limitations, if any, are there on the size of an executable?

2.31.3 [5] <2.12> Given your understanding of the limitations of branch and jump instructions, why might an assembler have problems directly implementing branch and jump instructions in an object file?

Exercise 2.32

The first three problems in this exercise assume that the function `swap`, instead of the code in Figure 2.24, is defined in C as follows:

a.

```
void swap(int *p, int *q){
    int temp;
    temp=*p;
    *p=*q;
    *q=temp;
}
```

b.

```
void swap(int *p, int *q){
    *p=*p+*q;
    *q=*p-*q;
    *p=*p-*q;
}
```

2.32.1 [10] <2.13> Translate this function into MIPS assembler code.

2.32.2 [5] <2.13> What needs to change in the `sort` function?

2.32.3 [5] <2.13> If we were sorting 8-bit bytes, not 32-bit words, how would your MIPS code for `swap` in 2.32.1 change?

For the remaining three problems in this Exercise, we assume that the `sort` function from Figure 2.27 is changed in the following way:

a. Use the `swap` function from the beginning of this exercise.

b. Sort an array of n bytes instead of n words.

2.32.4 [5] <2.13> Does this change affect the code for saving and restoring registers in Figure 2.27?

2.32.5 [10] <2.13> When sorting a 10-element array that was already sorted, how many more (or fewer) instructions are executed as a result of this change?

2.32.6 [10] <2.13> When sorting a 10-element array that was sorted in descending order (opposite of the order that `sort()` creates), how many more (or fewer) instructions are executed as a result of this change?

Exercise 2.33

The problems in this Exercise refer to the following function, given as array code:

a.	<pre>void copy(int a[], int b[], int n){ int i; for(i=0;i!=n;i++) a[i]=b[i]; }</pre>
b.	<pre>void shift(int a[], int n){ int i; for(i=0;i!=n-1;i++) a[i]=a[i+1]; }</pre>

2.33.1 [10] <2.14> Translate this function into MIPS assembly.

2.33.2 [10] <2.14> Convert this function into pointer-based code (in C).

2.33.3 [10] <2.14> Translate your pointer-based C code from 2.33.2 into MIPS assembly.

2.33.4 [5] <2.14> Compare the worst-case number of executed instructions per non-last loop iteration in your array-based code from 2.33.1 and your pointer-based code from 2.33.3. Note: the worst case occurs when branch conditions are such that the longest path through the code is taken, i.e., if there is an if statement, the result of the condition check is such that the path with more instructions is taken. However, if the result of the condition check would cause the loop to exit, then we assume that the path that keeps us in the loop is taken.

2.33.5 [5] <2.14> Compare the number of temporary registers (t-registers) needed for your array-based code from 2.33.1 and for your pointer-based code from 2.33.3.

2.33.6 [5] <2.14> What would change in your answer from 2.33.4 if registers \$t0-\$t7 and \$a0-\$a3 in the MIPS calling convention were all callee-saved, just like \$s0-\$s7?

Exercise 2.34

The table below contains instructions. Translate the ARM assembly code into MIPS assembly code.

a.	<pre>ADD r0, r1, r2 ADC r0, r1, r2</pre>
b.	<pre>CMP r0, #4 ADDNE r1, r1, r0</pre>

2.34.1 [5] <2.16> For the instructions above, write the MIPS assembly code. Assume that the registers are named as MIPS registers \$s0, \$s1, etc. (\$t0, etc.) where necessary.

2.34.2 [5] <2.16> For the instructions above, write the MIPS assembly code. Assume that the bit fields that represent the instructions are as follows:

The table below contains instructions. Translate the MIPS assembly code into ARM assembly code.

a.	<pre>nor \$t0, #s0, 0 and \$s1, \$s1, \$t0</pre>
b.	<pre>sll \$s1, \$s2, 16 srl \$s2, \$s2, 16 or \$s1, \$s1, \$s2</pre>

2.34.3 [5] <2.16> For the instructions above, write the MIPS assembly code. Assume that the bit fields that represent the instructions are as follows:

2.34.4 [5] <2.16> Show the MIPS assembly code for the instructions above.

Exercise 2.35

The ARM processor has a set of registers. The following instructions are in the table below.

a.	<pre>LDR r0, [r1, #4]</pre>
b.	<pre>LDMIA r0!, {r1-r3}</pre>

2.35.1 [5] <2.16> Identify the instructions in the table above that are in the MIPS instruction set.