


Where to place a block in the cache

$$\text{Index} = \text{Address} \% 4$$



Addr:	1	4	1	5	1	5
Index:	1	0	1	1	1	1	
	M	M	H	M	M	M	

Direct Mapped = a data item
can reside in only 1 location.

Associativity

↙ allows data to reside in multiple locations.

- Reduce number of misses that occur because of conflicts.

2-way
set associative

Example

0	4	
1	4 9	5
2	2	6
3		

$Index = Addr \% 4$
 - if both empty, pick one way to place data.

Addresses:

	1	4	5	2	1	4	5	6	1	4	5	2	9
Index:	1	0	1	2	1	0	1	2	1	0	1	2	1
	M	M	M	M	H	H	H	M	H	H	H	H	

Hit Rate = $\frac{7}{12}$

Replacement policy



- LRU: *Replace the element used longest ago.*
(Least Recently Used).
- Random: *Randomly select a way to replace.*

Example


For a particular program running on a pipelined processor, the data cache hit rate is 95%. The miss penalty is 50 cycles. If 30% of the instructions access memory, what is the average CPI of the program?

What is the speedup, if the cache configuration is modified so that the hit rate becomes 97% ?


Multilevel caching




-Lab 5




GHR



← shift in




→ 0	0	1
1	0	1
→ 2	0	1
3	0	0




actual outcome	predicted outcome	
T	NT	incorrect
T	NT	incorrect
NT	NT	correct
T	NT	incorrect

Writing to memory with caches

- Write-through —
*cache and RAM
have updated values.*




- Write-back —
*- writes are not sent
to RAM*
*- RAM is updated
when the cached
value is replaced.*



1-way

Show the hits and misses for a direct-mapped cache with a block length of 4-words and a total size of 16 words. The cache is word addressable (there is no byte-offset).

Addresses: $\overset{M}{1}$ $\overset{M}{4}$ $\overset{M}{8}$ $\overset{H}{5}$ $\overset{M}{20}$ $\overset{M}{17}$
 Bl. Off.: $\overset{1}{1}$ $\overset{0}{0}$ $\overset{0}{0}$ $\overset{1}{1}$ $\overset{0}{0}$ $\overset{1}{1}$
 Index: $\overset{0}{0}$ $\overset{1}{1}$ $\overset{2}{2}$ $\overset{1}{1}$ $\overset{1}{1}$ $\overset{0}{0}$



Hit Rate = $\frac{1}{6}$

Index	0	16	17	18	19
	1	20	21	22	23
	2	8	9	10	11
	3				
		0	1	2	3
		Bl. off.			

$$\text{Bl. Off.} = \text{Addr.} \% 4$$

$$\text{Index} = \left(\frac{\overset{20}{17}}{4} \right) \% 4$$


- no class Wed.

- Lab 5 extra credit (handin by $\frac{\text{lab 5 - ec}}{\uparrow}$ Mon. 11/24)

- top $\frac{1}{3}$ or 5 submissions (whichever is higher.)


- 3% extra credit

on final and pizza

Fully associative (1 index) \rightarrow 

Show the hits and misses for a 2-way associative cache with a block length of 2-words and a total size of 16 words. The cache is word addressable (there is no byte-offset).

Addresses: 1 4 8 5 20 17
 Bl. off.: 1 0 0 1 0 1
 Index: 0 2 0 2 2 0



Index

0	16	17
1		
2	4	5
3		
	0	1
	Bl. off.	

8	9
20	21
0	1

Bl. off. = Addr % 2

$$\text{Index} = \left(\frac{\text{Addr}}{2} \right) \% 4$$