

· - branches

· relative to
instruction
location



· - jumps




· absolute
location


Hardware for Set Less Than

SLT: if $(A < B)$ then $\text{Out} = 1, \text{Out} = 0$.


1. on SLT,
subtract.
 $A - B$.
2. if ans. is
negative,
set output
to 1.



Hardware for Set Less Than



Hardware for Most Significant Bit



Hardware for Set Less Than

Key Points:

1. have the internal ALU's do a subtract.
2. take sign bit and use that as the
LSB.

Hardware for BNE and BEQ

Key Points

1. subtract the register values.
2. check zero bit.

Hardware for BNE and BEQ

Datapath and Control

~~5.1-5.3~~
4.1-4.4

Goal

- Build an architecture to support the following instructions:

- add, addi, slt.



- lw, sw.

- j, beq.

Process

MIPS Instruction Trends

1. store where program where is (program counter)
2. some instructions read 1 or 2 registers
3. some instructions write 1 registers




Framework

1. Get instruction from memory.

2. Read source registers.

3. Use ALU




4. Access Memory.

5. Write the result into a register.

Get Instruction

Instruction
Fetch



1. Instruction Fetch

- Key Points:

1. PC is in register (clocked)
2. instruction is read from I.M. and the I.M. is indexed by the PC
3. add 4 to the PC each cycle

diff -w -B

- make lab2

- Java: java lab2 file.asm

- C/C++: ./lab2 file.asm

- Midterm next Friday
- HW due today beginning of lab

- Lab due tonight
- Makefile required

2. Register File



32 registers x 32 bits

($\$a0, \dots$
 $\$a1, \dots$)

- Read 2 registers

- Write 1 registers

2. Register File

$WE = \text{if } 1, \text{ then turn on writing for this register}$

