

Exercise 2.34

The table below contains ARM assembly code. In the following problems, you will translate ARM assembly code to MIPS.

a.	ADD r0, r1, r2	;r0 = r1 + r2
	ADC r0, r1, r2	;r0 = r1 + r2 + Carrybit
b.	CMP r0, #4	;if (r0 != 4) {
	ADDNE r1, r1, r0	;r1 += r0 }

2.34.1 [5] <2.16> For the table above, translate this ARM assembly code to MIPS assembly code. Assume that ARM registers r0, r1, and r2 hold the same values as MIPS registers \$s0, \$s1, and \$s2, respectively. Use MIPS temporary registers (\$t0, etc.) where necessary.

2.34.2 [5] <2.16> For the ARM assembly instructions in the table above, show the bit fields that represent the ARM instructions.

The table below contains MIPS assembly code. In the following problems, you will translate MIPS assembly code to ARM.

a.	nor \$t0, \$s0, 0
	and \$s1, \$s1, \$t0
b.	sll \$s1, \$s2, 16
	srl \$s2, \$s2, 16
	or \$s1, \$s1, \$s2

2.34.3 [5] <2.16> For the table above, find the ARM assembly code that corresponds to the sequence of MIPS assembly code.

2.34.4 [5] <2.16> Show the bit fields that represent the ARM assembly code.

Exercise 2.35

The ARM processor has a few different addressing modes that are not supported in MIPS. The following problems explore these new addressing modes.

a.	LDR r0, [r1, #4]	; r0 = memory[r1+4], r1 += 4
b.	LDMIA r0!, {r1-r3}	; r1 = memory[r0], r2 = memory[r0+4]
		; r3 = memory[r0+8], r0 += 3*4

2.35.1 [5] <2.16> Identify the type of addressing mode of the ARM assembly instructions in the table above.

1.2.1 [10] <1.3> For a color display using 8 bits for each of the primary colors (red, green, blue) per pixel, what should be the minimum size in bytes of the frame buffer to store a frame?

1.2.2 [5] <1.3> How many frames could it store, assuming the memory contains no other information?

1.2.3 [5] <1.3> If a 256 Kbytes file is sent through the Ethernet connection, how long it would take?

For problems below, use the information about access time for every type of memory in the following table.

	Cache	DRAM	Flash Memory	Magnetic Disk
a.	5 ns	50 ns	5 μ s	5 ms
b.	7 ns	70 ns	15 μ s	20 ms

1.2.4 [5] <1.3> Find how long it takes to read a file from a DRAM if it takes 2 microseconds from the cache memory.

1.2.5 [5] <1.3> Find how long it takes to read a file from a disk if it takes 2 microseconds from the cache memory.

1.2.6 [5] <1.3> Find how long it takes to read a file from a flash memory if it takes 2 microseconds from the cache memory.

Exercise 1.3

Consider three different processors P1, P2, and P3 executing the same instruction set with the clock rates and CPIs given in the following table.

	Processor	Clock Rate	CPI
a.	P1	3 GHz	1.5
	P2	2.5 GHz	1.0
	P3	4 GHz	2.2
b.	P1	2 GHz	1.2
	P2	3 GHz	0.8
	P3	4 GHz	2.0

1.3.1 [5] <1.4> Which processor has the highest performance expressed in instructions per second?

1.3.2 [10] <1.4> If the processors each execute a program in 10 seconds, find the number of cycles and the number of instructions.

1.3.3 [10] <1.4> We are trying to reduce the time by 30% but this leads to an increase of 20% in the CPI. What clock rate should we have to get this time reduction?

For problems below, use the information in the following table.

	Processor	Clock Rate	No. Instructions	Time
a.	P1	3 GHz	20.00E+09	7 s
	P2	2.5 GHz	30.00E+09	10 s
	P3	4 GHz	90.00E+09	9 s
b.	P1	2 GHz	20.00E+09	5 s
	P2	3 GHz	30.00E+09	8 s
	P3	4 GHz	25.00E+09	7 s

1.3.4 [10] <1.4> Find the IPC (instructions per cycle) for each processor.

1.3.5 [5] <1.4> Find the clock rate for P2 that reduces its execution time to that of P1.

1.3.6 [5] <1.4> Find the number of instructions for P2 that reduces its execution time to that of P3.

Exercise 1.4

Consider two different implementations of the same instruction set architecture. There are four classes of instructions, A, B, C, and D. The clock rate and CPI of each implementation are given in the following table.

		Clock Rate	CPI Class A	CPI Class B	CPI Class C	CPI Class D
a.	P1	2.5 GHz	1	2	3	3
	P2	3 GHz	2	2	2	2
b.	P1	2.5 GHz	2	1.5	2	1
	P2	3 GHz	1	2	1	1

1.4.1 [10] <1.4> Given a program with 10^6 instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which implementation is faster?

1.4.2 [5] <1.4> What is the global CPI for each implementation?

1.4.3 [5] <1.4> Find the clock cycles required in both cases.

The following table

	Arith
a.	650
b.	750

1.4.4 [5] <1.4> A processor has 100 million instructions per second, and branches are taken every 100 instructions. What is the branch prediction rate?

1.4.5 [5] <1.4> F

1.4.6 [10] <1.4> what is the speedup?

Exercise 1.5

Consider two different implementations of the same instruction set architecture. There are five classes of instructions, A, B, C, D, and E. The clock rate and CPI of each implementation are given in the following table.

a.	P1
	P2
b.	P1
	P2

1.5.1 [5] <1.4> A computer can execute 100 million instructions per second. What is the speedup of P1 and P2 expressed as a percentage?

1.5.2 [10] <1.4> is divided equally between two processors. If one processor occurs twice as often as the other, which is faster is it?

1.5.3 [10] <1.4> is divided equally between two processors. If one processor occurs twice as often as the other, which is faster is it?

The table below shows the execution time for this data, you will need to make an MIPS

The following table shows the number of instructions for a program.

	Arith	Store	Load	Branch	Total
a.	650	100	600	50	1400
b.	750	250	500	500	2000

1.4.4 [5] <1.4> Assuming that arith instructions take 1 cycle, load and store 5 cycles, and branches 2 cycles, what is the execution time of the program in a 2 GHz processor?

1.4.5 [5] <1.4> Find the CPI for the program.

1.4.6 [10] <1.4> If the number of load instructions can be reduced by one half, what is the speedup and the CPI?

Exercise 1.5

Consider two different implementations, P1 and P2, of the same instruction set. There are five classes of instructions (A, B, C, D, and E) in the instruction set. The clock rate and CPI of each class is given below.

		Clock Rate	CPI Class A	CPI Class B	CPI Class C	CPI Class D	CPI Class E
a.	P1	2.0 GHz	1	2	3	4	3
	P2	4.0 GHz	2	2	2	4	4
b.	P1	2.0 GHz	1	1	2	3	2
	P2	3.0 GHz	1	2	3	4	3

1.5.1 [5] <1.4> Assume that peak performance is defined as the fastest rate that a computer can execute any instruction sequence. What are the peak performances of P1 and P2 expressed in instructions per second?

1.5.2 [10] <1.4> If the number of instructions executed in a certain program is divided equally among the classes of instructions except for class A, which occurs twice as often as each of the others, which computer is faster? How much faster is it?

1.5.3 [10] <1.4> If the number of instructions executed in a certain program is divided equally among the classes of instructions except for class E, which occurs twice as often as each of the others, which computer is faster? How much faster is it?

The table below shows instruction-type breakdown for different programs. Using this data, you will be exploring the performance trade-offs for different changes made to an MIPS processor.

Chapter 1 Computer Abstractions and Technology

		No. Instructions				
		Compute	Load	Store	Branch	Total
a.	Program1	600	600	200	50	1450
b.	Program 2	900	500	100	200	1700

1.5.4 [5] <1.4> Assuming that computes take 1 cycle, loads and store instructions take 10 cycles, and branches take 3 cycles, find the execution time on a 3 GHz MIPS processor.

1.5.5 [5] <1.4> Assuming that computes take 1 cycle, loads and store instructions take 2 cycles, and branches take 3 cycles, find the execution time on a 3 GHz MIPS processor.

1.5.6 [5] <1.4> Assuming that computes take 1 cycle, loads and store instructions take 2 cycles, and branches take 3 cycles, what is the speedup if the number of compute instruction can be reduced by one-half?

Exercise 1.6

Compilers can have a profound impact on the performance of an application on given a processor. This problem will explore the impact compilers have on execution time.

	Compiler A		Compiler B	
	No. Instructions	Execution Time	No. Instructions	Execution Time
a.	1.00E+09	1.8 s	1.20E+09	1.8 s
b.	1.00E+09	1.1 s	1.20E+09	1.5 s

1.6.1 [5] <1.4> For the same program, two different compilers are used. The table above shows the execution time of the two different compiled programs. Find the average CPI for each program given that the processor has a clock cycle time of 1 ns.

1.6.2 [5] <1.4> Assume the average CPIs found in 1.6.1, but that the compiled programs run on two different processors. If the execution times on the two processors are the same, how much faster is the clock of the processor running compiler A's code versus the clock of the processor running compiler B's code?

1.6.3 [5] <1.4> A new compiler is developed that uses only 600 million instructions and has an average CPI of 1.1. What is the speedup of using this new compiler versus using Compiler A or B on the original processor of 1.6.1?

Consider two different implementations, P1 and P2, of the same instruction set. There are five classes of instructions (A, B, C, D, and E) in the instruction set. P1 has a clock rate of 4 GHz, and P2 has a clock rate of 6 GHz. The average number of cycles for each instruction class for P1 and P2 are listed in the following table.

		CPI Class A	CPI Class B
a.	P1	1	2
	P2	3	4
b.	P1	1	2
	P2	2	4

1.6.4 [5] <1.4> Assume that processor P1 can execute any instruction in 1 cycle, and processor P2 can execute any instruction in 2 cycles. Find the speedup of P1 and P2 expressed in instructions per cycle.

1.6.5 [5] <1.4> If the number of instructions is divided equally among the five classes, find the speedup of P1 and P2 expressed in instructions per cycle.

1.6.6 [5] <1.4> At what frequency should processor P2 be run to achieve the same execution time as processor P1 for the instruction mix given in 1.6.5?

Exercise 1.7

The following table shows the instruction mix of Intel processors over 28 years.

Processor	Instruction Mix
80286 (1982)	10% A, 10% B, 10% C, 10% D, 10% E, 10% F, 10% G, 10% H, 10% I, 10% J, 10% K, 10% L, 10% M, 10% N, 10% O, 10% P, 10% Q, 10% R, 10% S, 10% T, 10% U, 10% V, 10% W, 10% X, 10% Y, 10% Z
80386 (1985)	10% A, 10% B, 10% C, 10% D, 10% E, 10% F, 10% G, 10% H, 10% I, 10% J, 10% K, 10% L, 10% M, 10% N, 10% O, 10% P, 10% Q, 10% R, 10% S, 10% T, 10% U, 10% V, 10% W, 10% X, 10% Y, 10% Z
80486 (1989)	10% A, 10% B, 10% C, 10% D, 10% E, 10% F, 10% G, 10% H, 10% I, 10% J, 10% K, 10% L, 10% M, 10% N, 10% O, 10% P, 10% Q, 10% R, 10% S, 10% T, 10% U, 10% V, 10% W, 10% X, 10% Y, 10% Z
Pentium (1993)	10% A, 10% B, 10% C, 10% D, 10% E, 10% F, 10% G, 10% H, 10% I, 10% J, 10% K, 10% L, 10% M, 10% N, 10% O, 10% P, 10% Q, 10% R, 10% S, 10% T, 10% U, 10% V, 10% W, 10% X, 10% Y, 10% Z
Pentium Pro (1997)	10% A, 10% B, 10% C, 10% D, 10% E, 10% F, 10% G, 10% H, 10% I, 10% J, 10% K, 10% L, 10% M, 10% N, 10% O, 10% P, 10% Q, 10% R, 10% S, 10% T, 10% U, 10% V, 10% W, 10% X, 10% Y, 10% Z
Pentium 4 Willamette (2001)	10% A, 10% B, 10% C, 10% D, 10% E, 10% F, 10% G, 10% H, 10% I, 10% J, 10% K, 10% L, 10% M, 10% N, 10% O, 10% P, 10% Q, 10% R, 10% S, 10% T, 10% U, 10% V, 10% W, 10% X, 10% Y, 10% Z
Pentium 4 Prescott (2004)	10% A, 10% B, 10% C, 10% D, 10% E, 10% F, 10% G, 10% H, 10% I, 10% J, 10% K, 10% L, 10% M, 10% N, 10% O, 10% P, 10% Q, 10% R, 10% S, 10% T, 10% U, 10% V, 10% W, 10% X, 10% Y, 10% Z
Core 2 Ketsfield (2007)	10% A, 10% B, 10% C, 10% D, 10% E, 10% F, 10% G, 10% H, 10% I, 10% J, 10% K, 10% L, 10% M, 10% N, 10% O, 10% P, 10% Q, 10% R, 10% S, 10% T, 10% U, 10% V, 10% W, 10% X, 10% Y, 10% Z

1.7.1 [5] <1.5> What is the geometric mean of the clock rates of the processors over the generations for both clock rate and instruction mix (see Section 1.7.)

1.7.2 [5] <1.5> What is the geometric mean of the clock rates of the processors over the generations between generations?

1.7.3 [5] <1.5> How much larger is the clock rate of the last generation with respect to the first generation?

1.9.4 [5] <1.5> Determine the static power at 0.8 V, assuming a static to dynamic power ratio of 0.6.

1.9.5 [5] <1.5> Determine the static and dynamic power dissipation assuming the rates obtained in problem 1.9.1.

1.9.6 [10] <1.5> Determine the geometric mean of the power variations between versions.

Exercise 1.10

The table below shows the instruction type breakdown of a given application executed on 1, 2, 4, or 8 processors. Using this data, you will be exploring the speed-up of applications on parallel processors.

	Processors	No. Instructions per Processor			CPI		
		Arithmetic	Load/Store	Branch	Arithmetic	Load/Store	Branch
a.	1	2560	1280	256	1	4	2
	2	1280	640	128	1	5	2
	4	640	320	64	1	7	2
	8	320	160	32	1	12	2
	Processors	No. Instructions per Processor			CPI		
		Arithmetic	Load/Store	Branch	Arithmetic	Load/Store	Branch
b.	1	2560	1280	256	1	4	2
	2	1280	640	128	1	6	2
	4	640	320	64	1	8	2
	8	320	160	32	1	10	2

1.10.1 [5] <1.4, 1.6> The table above shows the number of instructions required per processor to complete a program on a multiprocessor with 1, 2, 4, or 8 processors. What is the total number of instructions executed per processor? What is the aggregate number of instructions executed across all processors?

1.10.2 [5] <1.4, 1.6> Given the CPI values on the right of the table above, find the total execution time for this program on 1, 2, 4, and 8 processors. Assume that each processor has a 2 GHz clock frequency.

1.10.3 [10] <1.4, 1.6> If the CPI of the arithmetic instructions was doubled, what would the impact be on the execution time of the program on 1, 2, 4, or 8 processors?

The table below shows the number of processors as well as the average CPI for each processor. Using this data, you will be exploring the speed-up of applications on parallel processors.

	Cores per Processor
a.	1
	2
	4
	8
	Cores per Processor
b.	1
	2
	4
	8

1.10.4 [10] <1.4, 1.6> Assume the program has an execution time of 100 ns. What is the execution time of the program using 1, 2, 4, and 8 processors?

1.10.5 [10] <1.5, 1.6> Assume the program has an execution time of 100 ns. What is the execution time of the program using 1, 2, 4, and 8 processors?

where the operation voltage is 0.8 V and the clock frequency is 2 GHz.

with the frequency measured in MHz. The power consumption of the program is 10 W. Assume that each core is operating at 500 MHz. What is the power consumption of the program?

1.10.6 [10] <1.5, 1.6> If the program has an execution time of 100 ns, what is the execution time of the program using 1, 2, 4, and 8 processors? Assume that each core is operating at 500 MHz. What is the power consumption of the program?