CPE 315 Computer Architecture


Number Representation and Intro. to MIPS Instruction Set

3.2 & 2.1-2.6


Number Representation

Chapter 3.2

Two's complement




Bitwise addition & subtraction



Instruction Set Architecture (ISA)

• Definition: Instruction-Level Programmer interface to a CPU



HW/SW facts

```
Processor = fast 3.0 GHZ
```

• Memory = slow 806 MNZ -1300 MHZ


MIPS

- Load-Store architecture ←
 - Arithmetic operations only on registers
- - Every instruction is a fixed length
- 32 total registers

MPS is a Load-Store Architecture

Processor

RAM



٥

2

3

ALU inputs: Two registers

• Memory access: Load: copy of data from register to RAM Store: copy of data from register to RAM

ALU = Arithmetic Logic Unit = does math/logic computation

D = A * D + O 1.+

D=A*B+C dest.

Lond (1, A = source

Lond (2, B)

Mult r3, 1, 12

Lond r4, C

All r4, r3, r4

Store D, r4

Reasons for Load/Store


• Registers are first — Memory is slow

MIPS Instructions

-Lab 1 on PolyLearn

MIPS instruction format: 32 bit instructions

32 - bit MIPS inst.



MIPS Registers – 32 registers

Name	Reg Number	Usage	Preserved across call?
\$zero	0	The constant 0	Yes
\$v0-\$v1	2-3	Function results	No
\$a0-\$a3	4-7	Arguments	No
\$ <u>t0</u> -\$ <u>t7</u>	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved	Yes
\$ <u>t8</u> -\$ <u>t9</u>	24-25	More temporaries	No
\$gp	28	Global pointer	Yes
\$sp	29	Stack pointer	Yes
\$fp	30	Frame pointer	Yes
\$ra	31	Return address	Yes

* Register

R-format Instructions

- Arithmetic instructions
 - Two input registers
 - One output register

slt = set less than

slt \$2, \$3, \$5

$$0$$
 or 1

Operation	rs	rt	rd	shamt	funct	meaning
add \$2,\$3,\$5 \$t2	3	5	2	0	32	\$2 = \$3 + \$5
sub \$2,\$3,\$5	3	5	2	0	34	\$2 = \$3 - \$5
addu \$2,\$3,\$5	3	5	2	0	33	\$2 = \$3 + \$5
slt \$2, \$3, \$5	3	5	2	0	42	if (\$3 < \$5) \$2 = 1 else \$2 = 0

MIPS Example 1

Translate
$$f = (g + h) - (i + j)$$
 into MIPS assembly


Assumption: g has been loaded into \$s0, h in \$s1, i in \$s3, and j in \$s4.

We want the result placed in \$v0.

```
1. ald $t0, $s0, $s1
2. ald $t1, $s3, $s4
3. sub $v0, $t0, $t1
```

I-format Instructions

Operations involving register and constant



Operation	rs	rt	rd ≤	shamt 5	funct 6	meaning
addi \$2, \$3, 8	3	2	8			\$2 = \$3 + 8
andi \$2, \$3, 10	3	2	10			\$2 = \$3 & 10
slti \$2, \$3, 7	3	2	7			if (\$3 < 7) then \$2=1 else \$2=0