

# Qian Cui

## PERSONAL DATA

---

PLACE AND DATE OF BIRTH: China | 18 June 1984  
PHONE: +86 13811860684  
EMAIL: [cuibuaa@gmail.com](mailto:cuibuaa@gmail.com)

## WORK EXPERIENCE

---

JAN 2013 - PRESENT	<b>Embedded Engineer at Samsung Electronics</b> , Beijing Develop Linux wireless driver and software architecture of firmware for Samsung wiGig ( <i>a new wireless technology based on 60Ghz</i> ) chip. A report for this work: <a href="#">Samsung wiGig News</a> Port kernel to Samsung devices, responsible for optimization of power management on heterogeneous system (ARM A15 and A7)
DEC 2009 - DEC 2012	<b>FPGA Engineer at Space Star Co. Ltd</b> , Beijing Design parallel architecture and high-speed I/O solution including FPGA logic and hardware circuit

## EDUCATION

---

SEP 2007 - DEC 2009	Master of Computer Architecture in COMPUTER SCIENCE <b>BeiHang University</b> , Beijing Thesis: "High-Performance Data Exchange Mechanism for PSDM (Prestack Depth Migration) Hardware Accelerator"
SEP 2003 - JUL 2007	Undergraduate Degree in COMPUTER SCIENCE <b>BeiHang University</b> , Beijing Thesis: "Application in Distributed Systems with Domain Specific Languages Click"

## PROJECTS

---

NOV 2013 - PRESENT	<b>wiGig wireless Linux driver and software architecture</b> Optimize cache access efficiency during DMA operation Optimize DMA operation by pipelined DMA ring Optimize socket transmission for jumbo frames Get final throughput: 3.0Gbps in UDP, 2.5Gbps in TCP
JAN 2013 - OCT 2013	<b>Kernel porting and power optimization for Samsung Exynos 5410 chip (four A15 cores and four A7 cores)</b> Port kernel and uboot to Exynos 5410 chip Analyse and optimize network performance with a thread monitoring the net throughput to choose different mechanisms ( <i>only A7/only A15/mixed</i> )
MAY 2011 - DEC 2012	<b>High-Speed prototype system based on PCI/PCI-E bus</b> Design DMA Engine based on Weighted Round Robin strategy, achieving up to 9Gbps throughput Design hardware circuit and software of data capture system based on PCI/PCI-E bus( <i>including FPGA logic and driver</i> )

JAN 2010 - APR 2011	<b>Optimization Viterbi and RS decoding algorithm</b> Implement Viterbi decoding parallel architecture based on Ping-Pong buffering strategy Implement RS decoding parallel architecture based on interleaving dividing strategy
OCT 2008 - DEC 2009	<b>863 project “Reconstruction Accelerator”</b> Design a duplex mode memory controller based on fair schedule strategy Design a parallel architecture for PSDM ( <i>Prestack Depth Migration</i> ) algorithm
SEP 2007 - SEP 2008	<b>Wormhole Router on SOC</b> Design a new network modeling tool DClick for network on chip

## ISSUED PATENTS

---

JUN 2011	CN 102361460 A ( <i>in Chinese</i> ) General high-speed parallel cycle interleaving Viterbi decoding method <a href="#">Translated by Google</a>
SEP 2010	CN 101969358 A ( <i>in Chinese</i> ) High-speed parallel RS decoding method for space communication <a href="#">Translated by Google</a>

## PUBLICATIONS

---

- Qian Cui, Xiaopeng Gao, Xiang Long. Design and Implementation of PCI Express DMA Controller Based on Weighted Round Robin Policy (*in Chinese*). Microcomputer Information, 2010, 26(23):147-149.
- Zhe Zhang, Qian Cui, Xiaopeng Gao, Xiang Long. Modeling Network Application for Multi-Core Architecture (*in Chinese*). Microelectronics & Computer, 2007, 24(10):39-42.

## AWARDS

---

- Excellent Master’s Thesis (17/203), *BeiHang University* 2010
- Second Prize for FengRu Cup Contest (6/57), *BeiHang University* 2006

## SKILLS

---

- Over 50,000 Lines: C/Verilog/Shell
- Over 10,000 Lines: Python/Java
- TOFEL: Total 83/120 Reading 19 Listening 26 Speaking 18 Writing 20