

# AWR2944 单芯片 76GHz 和 81GHz FMCW 雷达传感器

# 1 特性

- FMCW 收发器
  - 集成 PLL、发送器、接收器、基带和 ADC
  - 76GHz 至 81GHz 的覆盖范围, 具有 5GHz 的可 用带宽
  - 4 个接收通道和 3 至 4 个发送通道 (AWR2943 为 3 个通道, AWR2944 为 4 个通道), 带有 PCB 天线接口
  - 每发送移相器
  - 基于分数 N PLL 的超精确线性调频脉冲引擎
  - TX 功率
    - 12dBm
  - RX 噪声系数
    - 13dB
  - 1MHz 时的相位噪声
    - -96dBc/Hz [76GHz 至 77GHz]
    - -95dBc/Hz [76GHz 至 81GHz]
- 内置校准和自检
  - 内置固件 (ROM)
  - 针对工艺和温度进行自校准的系统
- 处理元件
  - ARM R5F ® Core [支持锁步操作]
  - TI 数字信号处理器 C66x
  - 用于 FFT、对数幅度、存储器压缩等操作的 TI 雷达硬件加速器 (HWA2.0)
  - 用于数据移动的多个 EDMA 实例
- 主机接口
  - 2x CAN-FD
  - 10/100Mbps RGMII/RMII/MII 以太网
- 支持串行闪存接口(从 QSPI 闪存加载用户应用)
- 为用户应用提供的其他接口
  - 多达 9 个 ADC 通道
  - 2 个 SPI
  - 4 个 UART
  - I2C
  - GPIO
  - 3 个 EPWM
  - 用于原始 ADC 数据和调试仪表的四通道 Aurora LVDS 接口
  - CSI2 Rx 接口可回放捕获的数据

- 片上 RAM
  - 3.5MB 至 4MB (AWR2943 为 3.5MB, AWR2944 为 4MB)
  - 存储器空间在 DSP、MCU 和共享 L3 之间分配
- 器件安全(在部分器件型号上)
  - 可编程的嵌入式硬件安全模块 (HSM)
  - 支持经过身份验证和加密的安全引导
  - 客户可编程根密钥、对称密钥(256位)、具有 密钥撤销功能的非对称密钥(最高 RSA-4K或 ECC-512)
  - 加密硬件加速器 带 ECC 的 PKA、AES ( 最 高 256 位)、SHA(最高 512 位)、TRNG/ **DRGB**
- 以符合功能安全标准为目标
  - 专为功能安全应用开发
  - 将提供相关文档来协助进行符合 ISO 26262 标 准的功能安全系统设计
  - 以硬件完整性高达 ASIL B 级为目标
- 符合 AEC-Q100 标准
- 高级特性
  - 嵌入式自监控,无需使用外部处理器
  - 嵌入式干扰检测功能
- 电源管理
  - 片上 LDO 网络,可增强 PSRR
  - LVCMOS IO 支持 3.3V/1.8V 双电压
- 时钟源
  - 具有内部振荡器的 40MHz 晶体
  - 支持频率为 40MHz 的外部振荡器
  - 支持外部驱动、频率为 40MHz 的时钟 (方波/正 弦波)
- 成本更低的硬件设计
  - 0.65mm 间距、12mm×12mm 覆晶 BGA 封 装,可实现轻松组装和低成本 PCB 设计
  - 小解决方案尺寸
- 支持汽车运行温度范围
  - 工作结温范围: -40°C 至 140°C



#### 2 应用

- 车道变换辅助系统
- 盲点检测
- 自动紧急刹车
- 自适应巡航控制
- 侧向来车警示




图 2-1. 适用于汽车应用的自主雷达传感器

#### 3 说明

AWR294x 是一款单芯片毫米波传感器,由能够在 76GHz 至 81GHz 频段内工作的 FMCW 收发器、雷达数据处理元件和车载网络外围器件构成。该器件采用 TI 的低功耗 45nm RFCMOS 工艺制造,并且在小型封装中以超低 BOM 数量实现了出色的集成度。AWR294x 是适用于汽车领域中的低功耗、自监控、超精确雷达系统的理想解决方案。

TI 的低功耗 45nm RFCMOS 工艺可实现具有集成 PLL、VCO、混频器和基带 ADC 的单片实施 3-4 TX、4 RX 系统。DSP 子系统 (DSS) 中集成了 TI 的高性能 C66x DSP,可用于处理雷达信号。该器件包含一个无线电处理器子系统 (RSS),该子系统负责雷达前端配置、控制和校准。在主要子系统 (MSS) 中,该器件实现了一个用户可编程的 ARM R5F,允许自定义控制和汽车接口应用。硬件加速器模块 (HWA 2.0) 通过卸载通用雷达处理(例如FFT、恒定误报率 (CFAR)、缩放和压缩)来对 DSS 和 MSS 进行补充。这会节省 DSS 和 MSS 上的 MIPS,为自定义应用和更高级别的算法腾出了资源。

器件中还提供了硬件安全模块 (HSM) (仅适用于安全器件型号)。HSM 由可编程 ARM Cortex M4 内核和必要的基础设施组成,以在器件内提供安全的操作区域。

简单编程模型更改可支持各种传感器实施(近距离、中距离和远距离),并且能够进行动态重新配置,从而实现多模式传感器。

此外,AWR294x 器件作为完整的平台解决方案进行提供,其中包括 TI 硬件和软件参考设计、软件驱动程序、示例配置、API 指南以及用户文档。

Submit Document Feedback



# 器件信息


器件型号	<b>封装</b> <sup>(1)</sup>	封装尺寸(标称值)
XA2943BGALT	FCBGA (266)	12mm x 12mm
XA2944BGALT	FCBGA (266)	12mm x 12mm
XA2944BDALT	FCBGA (266)	12mm x 12mm
XA2944BSALT	FCBGA (266)	12mm x 12mm

<sup>(1)</sup> 有关更多信息,请参阅节 14 机械、封装和可订购信息。



#### 3.1 功能方框图

图 3-1 展示了器件的功能方框图。



- A. 可配置存储器可以根据应用用例需求从雷达数据存储器切换到主 R5F 程序和数据 RAM。
- B. 此特性仅在部分器件型号中可用,如节3"器件信息"表中的"器件类型标识符"所示。

图 3-1. 功能方框图

Submit Document Feedback



# **Table of Contents**

1 特性 1	8.12 Peripheral Information	43
2 应用	8.13 Emulation and Debug	
3 说明	9 Detailed Description	69
3.1 功能方框图	9.1 Overview	69
4 Revision History5	9.2 Functional Block Diagram	69
5 Device Comparison	9.3 Subsytems	70
6 Related Products8	9.4 Other Subsystems	
7 Pin Configurations and Functions9	10 Monitoring and Diagnostics	
7.1 Pin Diagram9	10.1 Monitoring and Diagnostic Mechanisms	76
7.2 Pin Attributes	11 Applications, Implementation, and Layout	<mark>8</mark> 1
7.3 Signal Descriptions - Digital	11.1 Application Information	
7.4 Signal Descriptions - Analog33	11.2 Short and Medium Range Radar	81
8 Specifications35	11.3 Reference Schematic	81
8.1 Absolute Maximum Ratings35	12 器件和文档支持	82
8.2 ESD Ratings35	12.1 Device Support	82
8.3 Power-On Hours (POH)	13 Device Nomenclature	82
8.4 Recommended Operating Conditions36	13.1 Tools and Software	
8.5 VPP Specifications for One-Time Programmable	13.2 Documentation support	83
(OTP) eFuses	13.3 支持资源	83
8.6 Power Supply Specifications38	13.4 Trademarks	83
8.7 Power Consumption Summary38	13.5 Electrostatic Discharge Caution	83
8.8 RF Specifications39	13.6 术语表	
8.9 Thermal Resistance Characteristics40	14 Mechanical, Packaging, and Orderable	
8.10 Power Supply Sequencing and Reset Timing41	Information	84
8.11 Input Clocks and Oscillators42		
-		

# **4 Revision History**

DATE	REVISION	NOTES
November 2021	*	APL Release



# **5 Device Comparison**

#### 表 5-1. Device Features Comparison

表 5-1. Device Features Comparison											
FUNCTION		AWR2943	AWR2944	AWR2243P	AWR1843						
Number of recei	vers	4	4	4	4						
Number of trans	mitters	3	4	3 <sup>(1)</sup>	3 <sup>(1)</sup>						
On-chip memory	/	3.5MB	4MB	_	2MB						
Max I/F (Interme	ediate Frequency) (MHz)	15	15	20	10						
Max real/comple	ex 2x sampling rate (Msps)	37.5 <sup>(2)</sup>	37.5 <sup>(2)</sup>	45	25						
Max complex 1x	sampling rate (Msps)	(2)	(2)	22.5	12.5						
Safety and Sec	urity (3)			•							
Device Security	4)	Yes	Yes	_	Yes						
AEC-Q100 Qual	ified	Yes	Yes	Yes	Yes						
Processor					I						
MCU (RxF)		Yes <sup>(5)</sup>	Yes <sup>(5)</sup>	_	Yes						
DSP (C6xx)		Yes <sup>(6)</sup>	Yes <sup>(6)</sup>	_	Yes						
Hardware accele	erator	Yes <sup>(7)</sup>	Yes <sup>(7)</sup>	_	Yes						
Hardware Secur	ity Module (HSM) <sup>(8)</sup>	Yes	Yes	_	_						
Security Acceler	rators <sup>(8)</sup>	Yes	Yes	_	Yes						
Peripherals											
Serial Periphera	I Interface (SPI) ports	2	2	1	2						
Quad Serial Per	ipheral Interface (QSPI)	Yes	Yes	_	Yes						
LVDS/Debug		Yes	Yes	Yes	Yes						
Aurora LVDS		Yes	Yes	_	_						
Ethernet Interfac	ce	Yes	Yes	_	_						
Inter-Integrated	Circuit (I <sup>2</sup> C) interface	1	1	1	1						
Controller Area	Network (DCAN) interface	_	_	_	Yes						
CAN FD		2	2	_	1						
Trace		Yes	Yes	_	Yes						
ePWM		Yes	Yes	_	Yes						
DMM Interface		Yes	Yes	_	Yes						
GPADC		Yes <sup>(9)</sup>	Yes <sup>(9)</sup>	Yes	Yes						
CSI2 TX		_	_	Yes	_						
CSI2 RX (10)		Yes	Yes	_	_						
Cascade (20-GHz sync)		_	_	Yes	_						
JTAG		Yes	Yes	_	Yes						
Per chirp configu	urable Tx phase shifter	Yes	Yes	Yes	Yes						
Product status <sup>(11)</sup>	PRODUCT PREVIEW (PP), ADVANCE INFORMATION (AI), or PRODUCTION DATA (PD)	Al	Al	PD	PD						

<sup>(1) 3</sup> Tx Simultaneous operation in AWR1843 and AWR2243P is supported only with 1V LDO bypass and PA LDO disable mode. In this mode 1V supply needs to be fed on the VOUT PA pin. Please refer to the respective datasheets for more information.

<sup>(2)</sup> AWR294x supports a real only receiver.

<sup>(3)</sup> Developed for Functional Safety applications, the AWR294x device is targeted to support hardware integrity upto ASIL-B. For other devices, refer to the respective Datasheets.

<sup>(4)</sup> Device security features including Secure Boot and Customer Programmable Keys are applicable to select part number variants as indicated by the Device Type identifier in the † 3, Device Information table.

<sup>(5)</sup> In AWR294x, Main-Subsytem Processing core is changed from ARM CR4F in AWR1843 to ARM CR5F.

<sup>(6)</sup> The DSP processing core in AWR294x is upgraded from C67x in AWR1843 to C66x.

<sup>(7)</sup> The hardware accelerator in AWR294x is upgraded to HWA2.0 with additional features as compared to AWR1843.

<sup>(8)</sup> Only applicable for AWR294x Secure Part Variant



- (9) AWR294x has a dedicated GPADC for external voltage monitoring.
- (10) AWR294x support CSI2 Rx based playback functionality .
- (11) PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of allparameters.

  ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



## **6 Related Products**

For information about other devices in this family of products or related products see the links that follow.

mmWave Sensors TI's mmWave sensors rapidly and accurately sense range, angle and velocity with less power using the smallest footprint mmWave sensor portfolio for automotive applications.

**Automotive** 

TI's automotive mmWave sensor portfolio offers high-performance radar front end to mmWave Sensors ultra-high resolution, small and low-power single-chip radar solutions. TI's scalable sensor portfolio enables design and development of ADAS system solution for every performance, application and sensor configuration ranging from comfort functions to safety functions in all vehicles.

Submit Document Feedback



# 7 Pin Configurations and Functions

# 7.1 Pin Diagram

图 7-1 shows the pin locations for the 12 x12 mm FCBGA package. 图 7-2, 图 7-3, 图 7-4and 图 7-5 show the same pins, but split into four quadrants.




图 7-1. Pin Diagram







图 7-2. Top Left Quadrant

Submit Document Feedback






Not to scale

图 7-3. Top Right Quadrant






1 2 3 4

图 7-4. Bottom Left Quadrant

Submit Document Feedback





Not to scale

1 2 3 4

图 7-5. Bottom Right Quadrant



# 7.2 Pin Attributes

BALL NUMBER 1	PAD NAME	BALL NAME 2	SIGNAL NAME 3	MODE 4,8	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7
V16	PAD_AA	MSS_MIBSPIB_CS1	MSS_GPIO_12	0	10	Output Disabled	Pull Down
			MSS_MIBSPIA_HOSTIRQ	1	0		
			ADC_VALID	2	0		
			MSS_MIBSPIB_CS1	6	10		
B15	PAD_AB	MSS_GPIO_0	MSS_GPIO_13	0	10	Output Disabled	Pull Down
			MSS_GPIO_0	1	Ю		
			PMIC_CLKOUT	2	0		
			MSS_EPWM_TZ2	3	I		
			MSS_EPWMA1	10	0		
			MSS_EPWMB0	11	0		
A16	PAD_AC	MSS_GPIO_1	MSS_GPIO_16	0	10	Output Disabled	Pull Down
			MSS_GPIO_1	1	10		
			SYNC_OUT	2	0		
			MSS_EPWM_TZ1	3	1		
			BSS_UARTA_TX	7	0		
			READY_INT	8	0		
			LVDS_VALID	9	0		
			DMM_MUX_IN	12	I		
			MSS_MIBSPIB_CS1	13	10		
			MSS_MIBSPIB_CS2	14	10		
			MSS_EPWMA_SYNCI	15	1		
V12	PAD_AH	MSS_MIBSPIB_MOSI	MSS_GPIO_21	0	10	Output Disabled	Pull Up
			MSS_MIBSPIB_MOSI	1	10		
			MSS_I2CA_SDA	2	10		
			MSS_EPWMA0	3	0		
			MSS_MCANB_RX	7	Į.		
U13	PAD_AI	MSS_MIBSPIB_MISO	MSS_GPIO_22	0	10	Output Disabled	Pull Up
			MSS_MIBSPIB_MISO	1	10		
			MSS_I2CA_SCL	2	10		
			MSS_EPWMB0	3	0		
			DSS_UARTA_TX	6	Ю		
			MSS_MCANB_TX	7	0		

14 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated



# ZHCSP99 - NOVEMBER 2021 www.ti.com.cn

BALL NUMBER 1	PAD NAME	BALL NAME 2	SIGNAL NAME 3	MODE 4,8	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7
T13	PAD_AJ	MSS_MIBSPIB_CLK	MSS_GPIO_5	0	Ю	Output Disabled	Pull Up
			MSS_MIBSPIB_CLK	1	Ю		
			MSS_UARTA_RX	2	Ю		
			MSS_EPWMC0	3	0		
			MSS_UARTB_TX	6	Ю		
			BSS_UARTA_TX	7	0		
			MSS_MCANA_RX	8	1		
U14	PAD_AK	MSS_MIBSPIB_CS0	MSS_GPIO_4	0	Ю	Output Disabled	Pull Up
			MSS_MIBSPIB_CS0	1	Ю		
			MSS_UARTA_TX	2	Ю		
			MSS_UARTB_TX	6	Ю		
			BSS_UARTA_TX	7	0		
			MSS_MCANA_TX	9	0		
U11	PAD_AL	MSS_QSPI_0	MSS_GPIO_8	0	Ю	Output Disabled	Pull Down
			MSS_QSPI_0	1	Ю		
			MSS_MIBSPIB_MISO	2	Ю		
V11	PAD_AM	MSS_QSPI_1	MSS_GPIO_9	0	Ю	Output Disabled	Pull Down
			MSS_QSPI_1	1	1		
			MSS_MIBSPIB_MOSI	2	Ю		
			MSS_MIBSPIB_CS2	8	Ю		
T11	PAD_AN	_AN MSS_QSPI_2	MSS_GPIO_10	0	Ю	Output Disabled	Pull Up
			MSS_QSPI_2	1	1		
			ADC_VALID	2	0		
			MSS_MCANA_TX	8	0		
R12	PAD_AO	MSS_QSPI_3	MSS_GPIO_11	0	Ю	Output Disabled	Pull Up
			MSS_QSPI_3	1	1		
			ADC_VALID	2	0		
			MSS_MCANA_RX	8	1		
R10	PAD_AP	MSS_QSPI_CLK	MSS_GPIO_7	0	Ю	Output Disabled	Pull Down
			MSS_QSPI_CLK	1	Ю		
			MSS_MIBSPIB_CLK	2	Ю		
			DSS_UARTA_TX	6	Ю		
U12	PAD_AQ	MSS_QSPI_CS	MSS_GPIO_6	0	Ю	Output Disabled	Pull Up
			MSS_QSPI_CS	1	0		
			MSS_MIBSPIB_CS0	2	Ю		
B12	PAD_AS	WARM_RESET	WARM_RESET	0	Ю	HiZ Input (Open drain)	
C11	PAD_AT	NERROR_OUT	NERROR_OUT	0	0	HiZ (Open drain)	



BALL NUMBER 1	PAD NAME	BALL NAME 2	SIGNAL NAME 3	MODE 4,8	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7
C12	PAD_AU	TCK	MSS_GPIO_17	0	Ю	Output Disabled	Pull Down
			TCK	1	1		
			MSS_UARTB_TX	2	Ю		
			BSS_UARTA_RX	6	1		
			MSS_MCANA_TX	8	0		
C14	PAD_AV	TMS	MSS_GPIO_18	0	Ю	Output Disabled	Pull Up
			TMS	1	Ю		
			BSS_UARTA_TX	2	0		
			MSS_MCANA_RX	6	1		
013	PAD_AW	TDI	MSS_GPIO_23	0	Ю	Output Disabled	Pull Up
			TDI	1	I		
			MSS_UARTA_RX	2	Ю		
			DSS_UARTA_RX	7	Ю		
D15	PAD_AX	TDO	SOP[0]	During Power-up	1	Output Enabled	
			MSS_GPIO_24	0	Ю		
			TDO	1	0		
			MSS_UARTA_TX	2	Ю		
			MSS_UARTB_TX	6	Ю		
			BSS_UARTA_TX	7	0		
			NDMM_EN	9	0		
R15	PAD_AY	MCU_CLKOUT	MSS_GPIO_25	0	Ю	Output Disabled	Pull Down
			MCU_CLKOUT	1	0		
			TRACE_CLK	2	0		
			FRAME_START	7	0		
			READY_INT	8	0		
			LVDS_VALID	9	0		
			BSS_UARTA_RX	10	1		
			MSS_EPWMA0	12	0		
			DMM_CLK	14	1		
			OBS_CLKOUT	15	0		

16 Submit Document Feedback



#### PULL UP/DOWN BALL RESET STATE 6 **BALL NUMBER 1** PAD NAME BALL NAME 2 SIGNAL NAME 3 **MODE 4,8** TYPE 5 TYPE 7 PAD\_AZ MSS\_GPIO\_2 G15 MSS GPIO 26 0 10 Output Disabled Pull Down MSS\_GPIO\_2 1 Ю MSS\_UARTB\_TX 7 Ю MSS GPIO 2 Ю SYNC\_OUT 9 0 PMIC\_CLKOUT 10 0 CHIRP\_START 11 0 CHIRP\_END 12 0 FRAME START 13 0 MSS\_EPWM\_TZ0 14 LVDS VALID 15 0 PAD BA PMIC CLKOUT SOP[2] T17 During Power-up 1 Output Disabled No Pull MSS\_GPIO\_27 0 Ю PMIC\_CLKOUT 1 0 OBS\_CLKOUT 2 0 TRACE CTL 3 0 CHIRP\_START 6 0 CHIRP\_END 7 0 FRAME START 8 0 READY\_INT 9 0 LVDS VALID 10 0 MSS EPWMA1 11 0 MSS\_EPWMB0 12 0 DMM SYNC 13 1 PAD\_BB MSS\_GPIO\_28 MSS\_GPIO\_28 R17 0 Ю Output Disabled Pull Down SYNC IN 1 - 1 ADC VALID 2 0 MSS\_UARTB\_RX 6 Ю DMM MUX IN 7 1 DSS\_UARTA\_RX 8 Ю SYNC\_OUT 9 0

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

17

AD
X
CE
Z
ORI
MAI
<u>N</u>

BALL NUMBER 1	PAD NAME	BALL NAME 2	SIGNAL NAME 3	MODE 4,8	TYPE 5	BALL RESET STATE 6	PULL UP/DOW
R14	PAD_BC	MSS_MIBSPIB_CS2	SOP[1]	During Power-up	I	Output Disabled	
			MSS_GPIO_29	0	Ю		
			SYNC_OUT	1	0		
			RCOSC_CLK	2	0		
			READY_INT	6	0		
			LVDS_VALID	7	0		
			DMM_MUX_IN	9	1		
			MSS_MIBSPIB_CS1	10	Ю		
			MSS_MIBSPIB_CS2	11	Ю		
			MSS_EPWMB0	12	0		
			MSS_EPWMB1	13	0		
16	PAD_BD	MSS_RS232_RX	MSS_GPIO_15	0	Ю	Output Disabled	Pull Up
			MSS_RS232_RX	1	Ю		
			MSS_UARTA_RX	2	Ю		
			TRACE_CLK	3	0		
			BSS_UARTA_TX	6	0		
			MSS_UARTB_RX	7	Ю		
			MSS_MCANA_RX	8	1		
			MSS_I2CA_SCL	9	Ю		
			MSS_EPWMB0	10	0		
			MSS_EPWMB1	11	0		
			MSS_EPWMC0	12	0		
17	PAD_BE	MSS_RS232_TX	MSS_GPIO_14	0	Ю	Output Enabled	Pull Up
			MSS_RS232_TX	1	Ю		
			TRACE_CTL	2	0		
			MSS_UARTA_TX	5	Ю		
			MSS_UARTB_TX	6	Ю		
			BSS_UARTA_TX	7	0		
			READY_INT	8	0		
			LVDS_VALID	9	0		
			MSS_MCANA_TX	10	0		
			MSS_I2CA_SDA	11	Ю		
			MSS_EPWMA0	12	0		
			MSS_EPWMA1	13	0	7	
			NDMM_EN	14	0		
			MSS_EPWMB0	15	0	$\dashv$	

Submit Document Feedback



# INSTRUMENTS www.ti.com.cn

BALL NUMBER 1	PAD NAME	BALL NAME 2	SIGNAL NAME 3	MODE 4,8	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7
U17	PAD_BF	MSS_GPIO_31	TRACE_DATA_0	0	0	Output Disabled	Pull Down
		MSS_GPIO_31	1	Ю			
			DMM0	2	1		
			MSS_UARTA_TX	4	Ю		
			MSS_I2CA_SDA	10	Ю		
P17	PAD_BG	MSS_GPIO_30	TRACE_DATA_1	0	0	Output Disabled	Pull Down
			MSS_GPIO_30	1	Ю		
			DMM1	2	1		
			MSS_EPWMC_SYNCI	3	I		
			MSS_UARTA_RX	4	IO		
			MSS_GPIO_0	6	Ю		
			MSS_I2CA_SCL	10	Ю		
T18	PAD_BH	MSS_GPIO_8	TRACE_DATA_2	0	0	Output Disabled	Pull Down
			MSS_GPIO_29	1	Ю		
			DMM2	2	I		
			MSS_EPWMB_SYNCI	3	I		
			MSS_GPIO_1	6	Ю		
			MSS_GPIO_8	7	Ю		
N15	PAD_BI	MSS_GPIO_9	TRACE_DATA_3	0	0	Output Disabled	Pull Down
			MSS_GPIO_28	1	Ю		
			DMM3	2	I		
			MSS_EPWMC_SYNCO	4	0		
			MSS_GPIO_2	6	Ю		
			MSS_GPIO_9	7	Ю		
P16	PAD_BJ	MSS_GPIO_3	TRACE_DATA_4	0	0	Output Disabled	Pull Down
			MSS_GPIO_3	1	Ю		
			DMM4	2	1		
			MSS_EPWMB_SYNCO	4	0		
			MSS_GPIO_27	6	Ю		
L15	PAD_BK	MSS_GPIO_4	TRACE_DATA_5	0	0	Output Disabled	Pull Down
			MSS_GPIO_4	1	Ю		
			DMM5	2	I		
			MSS_EPWM_TZ2	4	I		
			MSS_UARTB_TX	5	Ю		
			MSS_GPIO_26	6	Ю		



BALL NUMBER 1	PAD NAME	BALL NAME 2	SIGNAL NAME 3	MODE 4,8	TYPE 5	BALL RESET STATE 6	PULL UP/DOW
M16	PAD_BL	BSS_UARTA_TX	TRACE_DATA_6	0	0	Output Disabled	Pull Down
			MSS_GPIO_5	1	Ю		
			DMM6	2	1		
			MSS_EPWM_TZ1	4	1		
			BSS_UARTA_TX	5	0		
			MSS_GPIO_25	6	Ю		
			MSS_GPIO_10	7	Ю		
15	PAD_BM	MSS_GPIO_11	TRACE_DATA_7	0	0	Output Disabled	Pull Down
			MSS_GPIO_6	1	Ю		
			DMM7	2	1		
			MSS_EPWM_TZ0	4	1		
			DSS_UARTA_TX	5	Ю		
			MSS_GPIO_24	6	Ю		
			MSS_GPIO_11	7	Ю		
17	PAD_BN	MSS_MCANA_TX	TRACE_DATA_8	0	0	Output Disabled	Pull Down
			MSS_GPIO_7	1	Ю		
			DMM8	2	1		
			MSS_MCANA_TX	4	0		
			MSS_EPWMA_SYNCI	5	1		
			MSS_GPIO_23	6	Ю		
16	PAD_BO	D_BO MSS_MCANA_RX	TRACE_DATA_9	0	0	Output Disabled	Pull Down
			MSS_GPIO_8	1	Ю		
			DMM9	2	1		
			MSS_MCANA_RX	4	1		
			MSS_EPWMA_SYNCO	5	0		
			MSS_GPIO_22	6	Ю		
15	PAD_BP	MSS_EPWMA0	TRACE_DATA_10	0	0	Output Disabled	Pull Down
			MSS_GPIO_9	1	Ю		
			DMM10	2	1		
			MSS_EPWMA0	3	0		
			MSS_EPWMC0	4	0		
			MSS_GPIO_21	6	Ю		
18	PAD_BQ	MSS_EPWMA1	TRACE_DATA_11	0	0	Output Disabled	Pull Down
			MSS_GPIO_10	1	Ю		
			DMM11	2	I		
			MSS_EPWMA1	3	0		
			MSS_EPWMC1	4	0		
			MSS_GPIO_20	6	IO		

Submit Document Feedback

BALL NUMBER 1	PAD NAME	BALL NAME 2	SIGNAL NAME 3	MODE 4,8	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7
B17	PAD_BR	MSS_MCANB_TX	TRACE_DATA_12	0	0	Output Disabled	Pull Down
			MSS_GPIO_11	1	10		
			DMM12	2	Ţ		
			MSS_EPWMB0	3	0		
			MSS_EPWMA0	4	0		
			MSS_MCANB_TX	5	0		
			MSS_GPIO_19	6	10		
A17	PAD_BS	MSS_MCANB_RX	TRACE_DATA_13	0	0	Output Disabled	Pull Down
			MSS_GPIO_12	1	10		
			DMM13	2	I		
			MSS_EPWMB1	3	0		
			MSS_EPWMA1	4	0		
			MSS_MCANB_RX	5	Ţ		
			MSS_GPIO_18	6	10		
C17	PAD_BT	MSS_EPWMB0	TRACE_DATA_14	0	0	Output Disabled	Pull Down
			MSS_GPIO_13	1	10		
			DMM14	2	Ţ		
			MSS_EPWMC0	3	0		
			MSS_EPWMB0	4	0		
			MSS_GPIO_17	6	IO		
U8	PAD_BX	X MSS_GPIO_17	MSS_GPIO_17	0	IO	Output Disabled	Pull Down
			MSS_MII_COL	1	I		
			MSS_RMII_REFCLK	2	10		
			MSS_EPWMA1	6	0		
R8	PAD_BY	MSS_I2CA_SDA	MSS_GPIO_18	0	IO	Output Disabled	HiZ (Open drain)
			MSS_MII_CRS	1	I		
			MSS_RMII_CRS_DV	2	I		
			MSS_I2CA_SDA	3	10		
			MSS_EPWMB1	6	0		
U9	PAD_BZ	MSS_I2CA_SCL	MSS_GPIO_19	0	IO	Output Disabled	HiZ (Open drain)
			MSS_MII_RXER	1	I		
			MSS_RMII_RXER	2	I		
			MSS_I2CA_SCL	3	Ю		
			MSS_EPWMC1	6	0		
R6	PAD_CA	MSS_RGMII_TCTL	MSS_GPIO_20	0	Ю	Output Disabled	Pull Down
			MSS_MII_TXEN	1	0		
			MSS_RMII_TXEN	2	0		
			MSS_RGMII_TCTL	3	0		
		MSS EPWMA0	6	0			

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



BALL NUMBER 1	PAD NAME	BALL NAME 2	SIGNAL NAME 3	MODE 4,8	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7
T7	PAD_CB	MSS_RGMII_RCTL	MSS_GPIO_21	0	10	Output Disabled	
			MSS_MII_RXDV	1	I		
			MSS_RGMII_RCTL	3	I		
			MSS_RMII_CRS_DV	4	I		
			MSS_UARTB_RX	5	10		
			MSS_EPWMB0	6	0		
14	PAD_CC	MSS_RGMII_TD3	MSS_GPIO_22	0	10	Output Disabled	Pull Down
			MSS_MII_TXD3	1	0		
			MSS_RGMII_TD3	3	0		
			MSS_UARTB_TX	5	10		
			MSS_EPWMC0	6	0		
6	PAD_CD	MSS_RGMII_TD2	MSS_GPIO_23	0	10	Output Disabled	Pull Down
			MSS_MII_TXD2	1	0		
			MSS_RGMII_TD2	3	0		
5	PAD_CE	MSS_RGMII_TD1	MSS_GPIO_24	0	10	Output Disabled	Pull Down
			MSS_MII_TXD1	1	0		
			MSS_RMII_TXD1	2	0		
			MSS_RGMII_TD1	3	0		
J7 PA	PAD_CF	MSS_RGMII_TD0	MSS_GPIO_25	0	10	Output Disabled	Pull Down
			MSS_MII_TXD0	1	0		
			MSS_RMII_TXD0	2	0		
			MSS_RGMII_TD0	3	0		
3	PAD_CG	MSS_RGMII_TCLK	MSS_GPIO_26	0	10	Output Disabled	Pull Down
			MSS_MII_TXCLK	1	I		
			MSS_RGMII_TCLK	3	0		
9	PAD_CH	MSS_RGMII_RCLK	MSS_GPIO_27	0	10	Output Disabled	Pull Down
			MSS_MII_RXCLK	1	I		
			MSS_RGMII_RCLK	3	I		
			MSS_RMII_REFCLK	4	10		
10	PAD_CI	MSS_RGMII_RD3	MSS_GPIO_28	0	10	Output Disabled	
			MSS_MII_RXD3	1	I		
			MSS_RGMII_RD3	3	I		
5	PAD_CJ	MSS_RGMII_RD2	MSS_GPIO_29	0	10	Output Disabled	
			MSS_MII_RXD2	1	I		
			MSS_RGMII_RD2	3	I		
4	PAD_CK	MSS_RGMII_RD1	MSS_GPIO_30	0	10	Output Disabled	
			MSS_MII_RXD1	1	I		
			MSS_RMII_RXD1	2	I		
			MSS_RGMII_RD1	3	1	$\dashv$	



#### PULL UP/DOWN **BALL NUMBER 1** PAD NAME **BALL NAME 2** SIGNAL NAME 3 **MODE 4,8** TYPE 5 **BALL RESET STATE 6** TYPE 7 PAD CL MSS RGMII RD0 MSS GPIO 31 0 10 Output Disabled MSS MII RXD0 1 - 1 MSS\_RMII\_RXD0 2 -1 MSS RGMII RD0 3 T5 PAD\_CM MSS\_MDIO\_DATA MSS\_GPIO\_30 0 Ю Output Disabled Pull Up 10 MSS\_MDIO\_DATA 1 R4 PAD\_CN MSS\_MDIO\_CLK MSS\_GPIO\_31 0 Ю Output Disabled Pull Up MSS\_MDIO\_CLK 1 0 U15 PAD\_CO MSS\_MIBSPIA\_MOSI MSS GPIO 0 0 10 Output Disabled Pull Up MSS\_MIBSPIA\_MOSI 5 Ю U16 PAD CP MSS MIBSPIA MISO MSS GPIO 1 0 Ю Output Disabled Pull Up MSS MIBSPIA MISO 5 10 T16 PAD CQ MSS\_MIBSPIA\_CLK MSS\_GPIO\_2 0 Ю Output Disabled Pull Up MSS MIBSPIA CLK 5 Ю Output Disabled T15 PAD\_CR MSS\_MIBSPIA\_CS0 MSS\_GPIO\_3 0 Ю Pull Up MSS MIBSPIA CS0 5 Ю V17 PAD\_CS MSS MIBSPIA HOSTIRQ MSS GPIO 4 0 Ю Output Disabled Pull Down MSS\_GPIO\_2 2 Ю MSS GPIO 8 3 Ю MSS\_MIBSPIA\_HOSTIRQ 5 0 MSS MIBSPIB CS2 6 10 MSS GPIO 2 7 10 MSS\_GPIO\_8 10 Ю B16 PAD\_DA MSS UARTA RX MSS GPIO 12 0 Ю Output Disabled Pull Up MSS\_CPTS0\_TS\_SYNC 1 0 MSS GPIO 8 3 Ю MSS UARTB TX 4 10 MSS\_UARTA\_RX 5 Ю DSS UARTA TX 6 Ю C16 PAD\_DB MSS\_UARTA\_TX SOP[4] During Power-up 1 Output Disabled MSS GPIO 13 0 Ю MSS CPTS0 HW2TSPUSH 1 1 MSS GPIO 9 3 Ю MSS UARTB RX 4 10

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

23

5

6

Ю

10

MSS\_UARTA\_TX

DSS UARTA RX



BALL NUMBER 1	PAD NAME	BALL NAME 2	SIGNAL NAME 3	MODE 4,8	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7
A15	PAD_DC	DSS_UARTA_TX	MSS_GPIO_14	0	Ю	Output Disabled	Pull Up
			MSS_CPTS0_HW1TSPUSH	1	1		
			MSS_GPIO_10	3	Ю		
			DSS_UARTA_TX	4	Ю		
			MSS_UARTA_RX	6	Ю		
B14	PAD_DD	DSS_UARTA_RX	MSS_GPIO_15	0	Ю	Output Disabled	Pull Up
			DSS_UARTA_RX	1	Ю		
			MSS_GPIO_11	3	Ю		1
			MSS_UARTA_TX	6	Ю		
A14	PAD_DE		SOP[3]	During Power-up	1	Output Disabled	
			MSS_GPIO_0	0	Ю		
			DSS_UARTA_TX	1	Ю		
			MSS_EPWMB_SYNCI	3	1		
			MSS_UARTA_TX	5	Ю		
			MSS_UARTB_TX	6	Ю		
			LVDS_VALID	8	0		
			MSS_GPIO_31	12	Ю		
B13	PAD_DF	XREF_CLK0	MSS_GPIO_1	0	Ю	Output Disabled	Pull Down
			XREF_CLK0	1	1		
			MSS_GPIO_8	3	Ю		
			MCU_CLKOUT	6	0		
			MSS_GPIO_30	12	Ю		
D11	PAD_DG	XREF_CLK1	MSS_GPIO_2	0	Ю	Output Disabled	Pull Down
			XREF_CLK1	1	1		
			MSS_GPIO_9	3	Ю		
			PMIC_CLKOUT	7	0		
			MSS_GPIO_29	12	Ю		

24 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated

Product Folder Links: AWR2944



The following list describes the table column headers:

- 1. BALL NUMBER: Ball numbers on the bottom side associated with each signal on the bottom.
- 2. BALL NAME: Mechanical name from package device (name is taken based on an example implementation).
- 3. SIGNAL NAME: Names of signals multiplexed on each ball (also notice that the name of the ball is the signal name in muxmode 0).
- 4. **MODE:** Multiplexing mode number: value written to PinMux Cntl register to select specific Signal name for this Ball number. Mode column has bit range value.
- 5. **TYPE:** Signal type and direction:
  - I = Input
  - O = Output
  - IO = Input or Output
- 6. **BALL RESET STATE:** The state of the terminal at power-on reset
- 7. **PULL UP/DOWN TYPE:** indicates the presence of an internal pullup or pulldown resistor. Pullup and pulldown resistors can be enabled or disabled via software.
  - Pull Up: Internal pullup
  - · Pull Down: Internal pulldown
  - Hiz
- 8. Pin Mux Control Value maps to lower 4 bits of register.



# 7.3 Signal Descriptions - Digital

## 备注

All digital IO pins of the device (except NERROR\_OUT and WARM\_RESET) are non-failsafe; hence, care needs to be taken that they are not driven externally without the VIO supply being present to the device.

#### 备注

The GPIO state during the power supply ramp is not ensured. In case the GPIO is used in the application where the state of the GPIO is critical, even when NRESET is low, a tri-state buffer should be used to isolate the GPIO output from the radar device and a pull resister used to define the required state in the application. The NRESET signal to the radar device could be used to control the output enable (OE) of the tri-state buffer.

表 7-1. Signal Descriptions - Digital

FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER
	MSS_MIBSPIA_CLK	Ю	SPI Channel A - Clock	T16
	MSS_MIBSPIA_MOSI	Ю	SPI Channel A - Master Out Slave In	U15
	MSS_MIBSPIA_MISO	Ю	SPI Channel A - Master In Slave Out	U16
	MSS_MIBSPIA_CS0	Ю	SPI Channel A Chip Select	T15
	MSS_MIBSPIA_HOSTIRQ	0	Out of Band Interrupt to an external host communicating over SPI	V16,V17
SPI Interface	MSS_MIBSPIB_CLK	Ю	SPI Channel B - Clock	T13,R10
	MSS_MIBSPIB_MOSI	Ю	SPI Channel B - Master Out Slave In	V12,V11
	MSS_MIBSPIB_MISO	Ю	SPI Channel B - Master In Slave Out	U13,U11
	MSS_MIBSPIB_CS0	Ю	SPI Channel B Chip Select (Instance ID 0)	U14,U12
	MSS_MIBSPIB_CS1	Ю	SPI Channel B Chip Select (Instance ID 1)	V16,A16,R14
	MSS_MIBSPIB_CS2	Ю	SPI Channel B Chip Select (Instance ID 2)	A16,V11,R14,V17
	MSS_MCANA_RX	I	CAN-FD A (MCAN) Receive Signal	T13,R12,C14,F16,D16
CAN-FD	MSS_MCANA_TX	0	CAN-FD A (MCAN) Transmit Signal	U14,T11,C12,E17,D17
CAN-PD	MSS_MCANB_RX	I	CAN-FD B (MCAN) Receive Signal	V12,A17
	MSS_MCANB_TX	0	CAN-FD B (MCAN) Transmit Signal	U13,B17
	MSS_UARTA_RX	Ю	Main Subsystem - UART A Receive (For Flash programming)	T13,D13,F16,P17,B16,A15
UART (MSS)	MSS_UARTA_TX	Ю	Main Subsystem - UART A Transmit (For Flash programming)	U14,D15,E17,U17,C16,B14, A14
	MSS_UARTB_TX	Ю	Main Subsystem - UART B Receive	T13,U14,C12,D15,G15,E17, L15,U4,B16,A14
	MSS_UARTB_RX	Ю	Main Subsystem - UART B Transmit	R17,F16,T7,C16
	MSS_QSPI_0	Ю	QSPI Data Line #0 (Used with Serial Data Flash)	U11
	MSS_QSPI_1	I	QSPI Data Line #1 (Used with Serial Data Flash)	V11
QSPI for Serial	MSS_QSPI_2	I	QSPI Data Line #2 (Used with Serial Data Flash)	T11
Flash	MSS_QSPI_3	I	QSPI Data Line #3 (Used with Serial Data Flash)	R12
	MSS_QSPI_CLK	Ю	QSPI clock (Used with Serial Data Flash)	R10
	MSS_QSPI_CS	0	QSPI chip select (Used with Serial Data Flash)	U12

Submit Document Feedback



FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER
IOO intent	MSS_I2CA_SDA	Ю	I2C Clock	V12,E17,U17,R8
I2C interface	MSS_I2CA_SCL	Ю	I2C Data	U13,F16,P17,U9
RS232 UART	MSS_RS232_RX	Ю	Debug UART (Operates as Bus controller) - Receive Signal	F16
K3232 UAK1	MSS_RS232_TX	Ю	Debug UART (Operates as Bus controller) - Transmit Signal	E17
	MSS_EPWMA0	0	PWM Module 1 - Output A0	V12,R15,E17,E15,B17,R6
	MSS_EPWMA1	0	PWM Module 1 - Output A1	B15,T17,E17,C18,A17,U8
	MSS_EPWMA_SYNCI	I	PWM Module 1 - Sync Input	A16,D17
	MSS_EPWMA_SYNCO	0	PWM Module 1 - Sync Output	D16
	MSS_EPWMB0	0	PWM Module 2 - Output B0	B15,U13,T17,R14,F16,E17, B17,C17,T7
	MSS_EPWMB1	0	PWM Module 2 - Output B1	R14,F16,A17,R8
	MSS_EPWMB_SYNCI	I	PWM Module 2 - Sync Input	T18,A14
PWM Module	MSS_EPWMB_SYNCO	0	PWM Module 2 - Sync Output	P16
	MSS_EPWMC0	0	PWM Module 3 - Output C0	T13,F16,E15,C17,U4
	MSS_EPWMC1	0	PWM Module 3 - Output C1	C18,U9
	MSS_EPWMC_SYNCI	I	PWM Module 3 - Sync Input	P17
	MSS_EPWMC_SYNCO	0	PWM Module 3 - Sync Output	N15
	MSS_EPWM_TZ0	I	PWM module Trip Signal 0	G15,J15
	MSS_EPWM_TZ1	I	PWM module Trip Signal 1	A16,M16
	MSS_EPWM_TZ2	I	PWM module Trip Signal 2	B15,L15

Product Folder Links: AWR2944



FUNCTION	SIGNAL NAME	PIN TYPE	iptions - Digital (continued) DESCRIPTION	PIN NUMBER
	MSS_MII_COL	I	MSS Ethernet MII Collision Detect	U8
	MSS MII CRS	I	MSS Ethernet MII Carrier Sense	 R8
	MSS MII RXER	ı	MSS Ethernet MII Receive Error	U9
	MSS MII TXEN	0	MSS Ethernet MII Transmit Enable	R6
	MSS_MII_RXDV	ı	MSS Ethernet MII Receive Data Valid	T7
	MSS MII TXD3	0	MSS Ethernet MII Transmit Data 3	U4
	MSS_MII_TXD2	0	MSS Ethernet MII Transmit Data 2	U6
	MSS_MII_TXD1	0	MSS Ethernet MII Transmit Data 1	U5
	MSS MII TXD0	0	MSS Ethernet MII Transmit Data 0	U7
	MSS_MII_TXCLK	I	MSS Ethernet MII Transmit Clock	V3
	MSS_MII_RXCLK	I	MSS Ethernet MII Receive Clock	T9
	MSS_MII_RXD3	I	MSS Ethernet MII Receive Data 0	U10
	MSS_MII_RXD2	I	MSS Ethernet MII Receive Data 1	V5
	MSS_MII_RXD1	I	MSS Ethernet MII Receive Data 2	V4
	MSS_MII_RXD0	I	MSS Ethernet MII Receive Data 3	V6
	MSS_RMII_REFCLK	Ю	MSS Ethernet RMII Clock Input	U8,T9
	MSS_RMII_CRS_DV	I	MSS Ethernet RMII Carrier Sense/Receive Data Valid	R8,T7
	MSS_RMII_RXER	I	MSS Ethernet RMII Receive Error	U9
	MSS_RMII_TXEN	0	MSS Ethernet RMII Transmit Enable	R6
	MSS_RMII_TXD1	0	MSS Ethernet RMII Transmit Data 1	U5
GMII/RMII/MII thernet	MSS_RMII_TXD0	0	MSS Ethernet RMII Transmit Data 0	U7
memer	MSS_RMII_RXD1	I	MSS Ethernet MII Receive Data 1	V4
	MSS_RMII_RXD0	I	MSS Ethernet MII Receive Data 0	V6
	MSS_RGMII_TCTL	0	MSS Ethernet RGMII Transmit Control	R6
	MSS_RGMII_RCTL	I	MSS Ethernet RGMII Receive Control	Т7
	MSS_RGMII_TD3	0	MSS Ethernet RGMII Transmit Data 3	U4
	MSS_RGMII_TD2	0	MSS Ethernet RGMII Transmit Data 2	U6
	MSS_RGMII_TD1	0	MSS Ethernet RGMII Transmit Data 1	U5
	MSS_RGMII_TD0	0	MSS Ethernet RGMII Transmit Data 0	U7
	MSS_RGMII_TCLK	0	MSS Ethernet RGMII Transmit Clock	V3
	MSS_RGMII_RCLK	I	MSS Ethernet RGMII Receive Clock	Т9
	MSS_RGMII_RD3	I	MSS Ethernet RGMII Receive Data 0	U10
	MSS_RGMII_RD2	I	MSS Ethernet RGMII Receive Data 1	V5
	MSS_RGMII_RD1	I	MSS Ethernet RGMII Receive Data 2	V4
	MSS_RGMII_RD0	I	MSS Ethernet RGMII Receive Data 3	V6
	MSS_MDIO_DATA	10	MSS Ethernet Manage Data Input/Output data	T5
	MSS_MDIO_CLK	0	MSS Ethernet Manage Data Input/Output Clock	R4
	MSS_CPTS0_TS_SYNC	0	Ethernet Timestamp SYNC output	B16
	MSS_CPTS0_HW2TSPUS H	I	Ethernet hardware Timestamp Inputs Pins	C16
	MSS_CPTS0_HW1TSPUS H	I		A15

Submit Document Feedback



FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER
	TRACE_DATA_0	0	Debug Trace Output - Data Line	U17
	TRACE_DATA_1	0	Debug Trace Output - Data Line	P17
	TRACE_DATA_2	0	Debug Trace Output - Data Line	T18
	TRACE_DATA_3	0	Debug Trace Output - Data Line	N15
	TRACE_DATA_4	0	Debug Trace Output - Data Line	P16
	TRACE_DATA_5	0	Debug Trace Output - Data Line	L15
	TRACE_DATA_6	0	Debug Trace Output - Data Line	M16
	TRACE_DATA_7	0	Debug Trace Output - Data Line	J15
Trace Signal	TRACE_DATA_8	0	Debug Trace Output - Data Line	D17
	TRACE_DATA_9	0	Debug Trace Output - Data Line	D16
	TRACE_DATA_10	0	Debug Trace Output - Data Line	E15
	TRACE_DATA_11	0	Debug Trace Output - Data Line	C18
	TRACE_DATA_12	0	Debug Trace Output - Data Line	B17
	TRACE_DATA_13	0	Debug Trace Output - Data Line	A17
	TRACE_DATA_14	0	Debug Trace Output - Data Line	C17
	TRACE_CLK	0	Debug Trace Output - Clock	R15,F16
	TRACE_CTL	0	Debug Trace Output - Control	T17,E17

Product Folder Links: AWR2944



FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER
	<b>DMM0</b>	I	Debug Interface (Hardware In Loop) - Data Line	U17
	DMM1	I	Debug Interface (Hardware In Loop) - Data Line	P17
	DMM2	I	Debug Interface (Hardware In Loop) - Data Line	T18
	DMM3	I	Debug Interface (Hardware In Loop) - Data Line	N15
	DMM4	I	Debug Interface (Hardware In Loop) - Data Line	P16
	DMM5	I	Debug Interface (Hardware In Loop) - Data Line	L15
	DMM6	I	Debug Interface (Hardware In Loop) - Data Line	M16
	DMM7	I	Debug Interface (Hardware In Loop) - Data Line	J15
	DMM8	I	Debug Interface (Hardware In Loop) - Data Line	D17
DMM Interface	DMM9	I	Debug Interface (Hardware In Loop) - Data Line	D16
	DMM10	I	Debug Interface (Hardware In Loop) - Data Line	E15
	DMM11	I	Debug Interface (Hardware In Loop) - Data Line	C18
	DMM12	I	Debug Interface (Hardware In Loop) - Data Line	B17
	DMM13	I	Debug Interface (Hardware In Loop) - Data Line	A17
	DMM14	I	Debug Interface (Hardware In Loop) - Data Line	C17
	DMM_CLK	I	Debug Interface (Hardware In Loop) - Clock	R15
	DMM_SYNC	I	Debug Interface (Hardware In Loop) - Sync	T17
	DMM_MUX_IN	I	Debug Interface (Hardware In Loop) Mux Select between DMM1 and DMM2 (Two Instances)	A16,R17,R14
	NDMM_EN	0	Debug Interface (Hardware In Loop) Enable - Active Low Signal	D15,E17

Submit Document Feedback



FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER
T GROTION	MSS_GPIO_0	10	General-purpose I/O	B15,P17,U15,A14
	MSS_GPIO_0	10	General-purpose I/O	A16,T18,U16,B13
	MSS_GPIO_1	10	General-purpose I/O	G15,N15,T16,V17,D11
	MSS_GPIO_3	IO	General-purpose I/O	P16,T15
	MSS_GPIO_4	10	General-purpose I/O	U14,L15,V17
	MSS_GPIO_4	10	General-purpose I/O	T13,M16
	MSS_GPIO_6	10	General-purpose I/O	U12,J15
	MSS_GPIO_7	10	General-purpose I/O	R10,D17
	MSS_GPIO_8	10	General-purpose I/O	U11,T18,D16,V17,B16,B13
	MSS_GPIO_9	Ю	General-purpose I/O	V11,N15,E15,C16,D11
	MSS_GPIO_10	Ю	General-purpose I/O	T11,M16,C18,A15
	MSS_GPIO_11	10	General-purpose I/O	R12,J15,B17,B14
	MSS_GPIO_12	10	General-purpose I/O	V16,A17,B16
	MSS_GPIO_13	10	General-purpose I/O	B15,C17,C16
	MSS_GPIO_14	Ю	General-purpose I/O	E17,A15
General-purpose	MSS_GPIO_15	Ю	General-purpose I/O	F16,B14
I/Os	MSS_GPIO_16	Ю	General-purpose I/O	A16
	MSS_GPIO_17	Ю	General-purpose I/O	C12,C17,U8
	MSS_GPIO_18	Ю	General-purpose I/O	C14,A17,R8
	MSS_GPIO_19	10	General-purpose I/O	B17,U9
	MSS_GPIO_20	Ю	General-purpose I/O	C18,R6
	MSS_GPIO_21	Ю	General-purpose I/O	V12,E15,T7
	MSS_GPIO_22	Ю	General-purpose I/O	U13,D16,U4
	MSS_GPIO_23	Ю	General-purpose I/O	D13,D17,U6
	MSS_GPIO_24	Ю	General-purpose I/O	D15,J15,U5
	MSS_GPIO_25	Ю	General-purpose I/O	R15,M16,U7
	MSS_GPIO_26	Ю	General-purpose I/O	G15,L15,V3
	MSS_GPIO_27	Ю	General-purpose I/O	T17,P16,T9
	MSS_GPIO_28	10	General-purpose I/O	R17,N15,U10
	MSS_GPIO_29	10	General-purpose I/O	R14,T18,V5,D11
	MSS_GPIO_30	10	General-purpose I/O	P17,V4,T5,B13
	MSS_GPIO_31	Ю	General-purpose I/O	U17,V6,R4,A14
	DSS_UARTA_TX	Ю	Debug UART Transmit [DSP]	U13,R10,J15,B16,A15,A14
UART (DSS)	DSS_UARTA_RX	Ю	Debug UART Receive [DSP]	D13,R17,C16,B14
	ADC VALID	0	When high, indicating valid ADC samples	V16,T11,R12,R17
	CHIRP_START	0	Pulse signal indicating the start of each chirp	G15,T17
Chirp/Frame signals	CHIRP_END	0	Pulse signal indicating the end of each chirp	G15,T17
	FRAME_START	0	Pulse signal indicating the start of each frame	R15,G15,T17
LVDS_VALID	LVDS_VALID	0	When high, indicating valid LVDS data	A16,R15,G15,T17,R14,E17, A14
External clock out	MCU_CLKOUT	0	Programmable clock given out to external MCU or the processor	R15,B13
	PMIC_CLKOUT	0	Output Clock from the device for PMIC	B15,G15,T17,D11
	•			



表 7-1. Signal Descriptions - Digital (continued)						
FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER		
System	SYNC_IN	I	Low frequency Synchronization signal input	R17		
Synchronization	SYNC_OUT	0	Low Frequency Synchronization Signal output	A16,G15,R17,R14		
Clock Output	OBS_CLKOUT	0	Observation Clock Output	R15,T17		
Olook Output	RCOSC_CLK	0	Internal RCOSC Clock Output	R14		
Reference Clock	XREF_CLK0	I	External reference input clock 0	B13		
reference olock	XREF_CLK1	I	External reference input clock 1	D11		
	TCK	I	JTAG Test Clock	C12		
JTAG	TMS	Ю	JTAG Test Mode Signal	C14		
JIAG	TDI	I	JTAG Test Data Input	D13		
	TDO	0	JTAG Test Data Output	D15		
UART (BSS)	BSS_UARTA_TX	0	Debug UART Transmit [Radar Block]	A16,T13,U14,C14,D15,F16, E17,M16		
	BSS_UARTA_RX	I	Debug UART Receive [Radar Block]	C12,R15		
Reset	WARM_RESET	IO	Open drain fail safe warm reset signal. Can be driven from PMIC for diagnostic or can be used as status signal that the device is going through reset.	B12		
Safety	NERROR_OUT	0	Open drain fail safe output signal. Connected to PMIC/Processor/MCU to indicate that some severe criticality fault has happened. Recovery would be through reset.	C11		
	SOP[0]	I	The SOP pins are driven externally (weak	D15		
	SOP[1]	I	drive) and the mmWave device senses the state of these pins during bootup to decide	R14		
	SOP[2]	I	the bootup mode. After boot the same pins	T17		
	SOP[3]	I	have other functionality.	A14		
	SOP[4]	I	• [SOP2 SOP1 SOP0] = [0 0 1] ->	C16		
			Functional QSPI load mode  • [SOP2 SOP1 SOP0] = [1 0 1] -> UART			
Sense On power			load mode			
			• [SOP2 SOP1 SOP0] = [0 1 1] -> debug			
			and development mode			
			The following configuration of SOP pins help decide the reference crystal frequency			
			• [SOP4 SOP3] = [0 0] -> 40 MHz			
	CSI2_RX0M0	I	CSI2.0 Receiver #1, Negative Polarity, Lane 0	N18		
	CSI2_RX0P0	I	CSI2.0 Receiver #1, Positive Polarity, Lane	N17		
CSI2 RX	CSI2_RX0CLKM	I	CSI2.0 Receiver #1, Clock Input, Negative Polarity	L18		
	CSI2_RX0CLKP	I	CSI2.0 Receiver #1, Clock Input, Positive Polarity	L17		
	CSI2_RX0M1	I	CSI2.0 Receiver #1, Negative Polarity Lane	M18		
	CSI2_RX0P1	I	CSI2.0 Receiver #1, Positive Polarity Lane	M17		

Submit Document Feedback



FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER
	LVDS_TXM0	0	LVDS/Aurora Transmitter, Data Output,	F18
	LVDS_TXP0	0	Lane 0	F17
	LVDS_TXM2_CLKM	0	LVDS Clock, Aurora Data output - Lane 2	G18
Aurora LVDS	LVDS_TXP2_CLKP	0	LVD3 Glock, Autora Data output - Lane 2	G17
Autora LVDS	LVDS_TXM3_FRCLKM	0	LVDS Frame Clock, Aurora Data Output -	H18
	LVDS_TXP3_FRCLKP	0	Lane 3	H17
	LVDS_TXM1	0	LVDS/Aurora Transmitter, Data Output,	J18
	LVDS_TXP1	0	Lane 1	J17

# 7.4 Signal Descriptions - Analog

INTERFACE	SIGNAL NAME	PIN TYPE	DESCRIPTION	BALL NO.
	TX1	0	Single ended transmitter 1 O/P	B3
Transmitters	TX2	0	Single ended transmitter 2 O/P	B5
Transmitters	TX3	0	Single ended transmitter 3 O/P	B7
	TX4	0	Single ended transmitter 4 O/P	B9
	RX1	I	Single ended receiver 1 I/P	M2
Receivers	RX2	I	Single ended receiver 2 I/P	K2
Receivers	RX3	I	Single ended receiver 3 I/P	H2
	RX4	I	Single ended receiver 4 I/P	F2
Reset	NRESET	I	Power on reset for chip. Active low	H16
Reference Oscillator	CLKP	I	In XTAL mode: Input for the reference crystal In External clock mode: Single ended input reference clock port	D1
	CLKM	I	In XTAL mode: Feedback drive for the reference crystal In External clock mode: Connect this port to ground	B1
Reference clock	OSC_CLKOUT	0	Reference clock output from clocking subsystem after cleanup PLL	A11
Bandgap voltage	VBGAP	0	Device's Band Gap Reference Output	K4
	VDD	Power	1.2V digital power supply	E12,E13,E14,F14,H 14,J14,K14,L14,N6, N14,P6,P7,P9,P10, P11,P13,P14
	VDD_SRAM	Power	1.2V power rail for internal SRAM	V7
	VNWA	Power	1.2V power rail for SRAM array back bias	V13
Power supply	VIOIN	Power	I/O Supply (3.3V or 1.8V): All CMOS I/Os would operate on this supply	A13,B18,R18,V8,V1 5
	VIOIN_18	Power	1.8V supply for CMOS IO	D18,U18,V10
	VDDA_18CLK	Power	1.8V supply for clock module	D9
	VDDA_18PM	Power	1.8V supply for PM module	R1
	VIOIN_18LVDS	Power	1.8V supply for LVDS port	K17
	VIOIN_18CSI	Power	1.8V supply for CSI port	K18
	VPP	Power	Voltage supply for fuse chain	U3



INTERFACE	SIGNAL NAME	PIN TYPE	DESCRIPTION	BALL NO.
	VIDDA_10RF1	Power	1V Analog and RF supply,VDDA_10RF1 and VDDA_10RF2 could be shorted on the board	M4
	VDDA_10RF2	Power	1V Analog and RF supply	D6, D7
	VDDA_18BB	Power	1.8V Analog base band power supply	P1
	VDDA_18VCO	Power	1.8V RF VCO supply	E4
Power supply	VSS <sup>(2)</sup>	Ground	Digital ground	A12,A18,E11,E18,F 8,F9,F10,F11,F12,F 13,G7,G8,G9,G10, G11,G12,G13,G14, H7,H8,H9,H10,H11, H12,H13,J7,J8,J9,J 10,J11,J12,J13,K7, K8,K9,K10,K11,K12, K13,K16,L7,L8,L9, L10,L11,L12,L13,M 7,M8,M9,M10,M11, M12,M13,M14,N7,N 8,N9,N10,N11,N12, N13,P8,P12,P18,V2, V9,V14,V18
	VSSA <sup>(3)</sup>	Ground	Analog ground	A1,A2,A4,A6,A8,A1 0,B2,B4,B6,B8,B10, B11,C1,C2,C3,C4,C 5,C6,C7,C8,C9,C10 ,D2,D3,E1,E2,E3,F 3,F6,F7,G1,G2,G3, G6,H3,H6,J1,J2,J3, J6,K3,K6,L1,L2,L3, L6,M3,M6,N1,N2,N 3,V1
Internal LDO output/	VOUT_14APLL	0	Internal LDO output	H4
inputs	VOUT_14SYNTH	0	Internal LDO output	G4
	ADC1	Ю	ADC Channel 1	P3
	ADC2	Ю	ADC Channel 2	P2
	ADC3	Ю	ADC Channel 3	R3
General purpose	ADC4	Ю	ADC Channel 4	R2
ADC inputs for external voltage	ADC5	Ю	ADC Channel 5	T3
monitoring <sup>(1)</sup>	ADC6	Ю	ADC Channel 6	U2
	ADC7	Ю	ADC Channel 7	T1
	ADC8	Ю	ADC Channel 8	T2
	ADC9	Ю	ADC Channel 9	U1

- (1) For details, see 节 9.4.3 (2) Corner BGAs are VSS a (3) The VSSA BGAs around
- (2) Corner BGAs are VSS and redundant, meaning if they fail the device will still function.
- (3) The VSSA BGAs around the launches are not redundant and are required for functionality.



# 8 Specifications

# 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

	PARAMETERS	MIN	MAX	UNIT
VDD	1.2 V digital power supply	- 0.5	1.4	V
VDD_SRAM	1.2 V power rail for internal SRAM	- 0.5	1.4	V
VNWA	1.2 V power rail for SRAM array back bias	- 0.5	1.4	V
VIOIN	I/O supply (3.3 V or 1.8 V): All CMOS I/Os would operate on this supply.	- 0.5	3.8	V
VIOIN_18	1.8 V supply for CMOS IO	- 0.5	2	V
VDDA_18CLK	1.8 V supply for clock module	- 0.5	2	V
VDDA_18PM	1.8 V supply for the PM Module	-0.5	2	V
VIOIN_18CSI	1.8 V supply for CSI2 port	- 0.5	2	V
VIOIN_18LVDS	1.8 V supply for LVDS port	- 0.5	2	V
VDDA_10RF1 VDDA_10RF2	1 V Analog and RF supply, VDDA_10RF1 and VDDA_10RF2 could be shorted on the board.	- 0.5	1.4	V
VDDA_18BB	1.8-V Analog baseband power supply	- 0.5	2	V
VDDA_18VCO supply	1.8-V RF VCO supply	- 0.5	2	V
RX1-4	Externally applied power on RF inputs		10	dBm
TX1-4	Externally applied power on RF outputs <sup>(3)</sup>		10	dBm
Innut and autnut	Dual-voltage LVCMOS inputs, 3.3 V or 1.8 V (Steady State)	- 0.3V	VIOIN + 0.3	
Input and output voltage range	Dual-voltage LVCMOS inputs, operated t 3.3 V/1.8 V (Transient Overshoot/Undershoot) or external oscillator input	VIOIN + 20% up to 20% of signal period		V
CLKP, CLKM	Input ports for reference crystal	- 0.5	2	V
Clamp current	Input or Output Voltages 0.3 V above or below their respective power rails. Limit clamp current that flows through the internal diode protection cells of the I/O.	- 20	20	mA
T <sub>J</sub>	Operating junction temperature range	- 40	140	°C
T <sub>STG</sub>	Storage temperature range after soldered onto PC board	- 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 8.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub> E	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins	±2000	
		Charged-device model (CDM), per AEC Q100-011	All pins	±500	V
			Corner pins	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

<sup>(2)</sup> All voltage values are with respect to V<sub>SS</sub>, unless otherwise noted.

<sup>(3)</sup> This value is for an externally applied signal level on the TX. Additionally, a reflection coefficient up to Gamma= 1 can be applied on the TX output.



# 8.3 Power-On Hours (POH)

JUNCTION TEMPERATURE (T <sub>j</sub> ) (1) (2)	OPERATING CONDITION	NOMINAL CVDD VOLTAGE (V)	POWER-ON HOURS [POH] (HOURS)	
- 40°C	50% duty cycle			1440 (6%)
75°C			4800 (20%)	
95°C		1.2	15600 (65%)	
130°C			1920 (8%)	
140°C			240 (1%)	

- (1) This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.
- (2) The specified POH are applicable with max Tx output power settings using the default firmware gain tables. The specified POH would not be applicable, if the Tx gain table is overwritten using an API.

## 8.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
VDD	1.2 V digital power supply	1.14	1.2	1.32	V	
VDD_SRAM	1.2 V power rail for internal SRAM	1.14	1.2	1.32	V	
VNWA	1.2 V power rail for SRAM array back bias	1.14	1.2	1.32	V	
VIOIN	I/O supply (3.3 V or 1.8 V):	3.135	3.3	3.465	٧	
	All CMOS I/Os would operate on this supply.	1.71	1.8	1.89		
VIOIN_18	1.8 V supply for CMOS IO	1.71	1.8	1.9	V	
VDDA_18CLK	1.8 V supply for clock module	1.71	1.8	1.9	V	
VDDA_18PM	1.8 V supply for the PM module	1.71	1.8	1.9	V	
VIOIN_18CSI	1.8 V supply for CSI2 port	1.71	1.8	1.9	V	
VIOIN_18LVDS	1.8 V supply for LVDS port	1.71	1.8	1.9	V	
VDDA_10RF1	1 V Analog and RF supply. VDDA_10RF1 and VDDA_10RF2	0.95	1	1.05	V	
VDDA_10RF2	could be shorted on the board	0.95				
VDDA_18BB	1.8-V Analog baseband power supply	1.71	1.8	1.9	V	
VDDA_18VCO	1.8V RF VCO supply	1.71	1.8	1.9	V	
V <sub>IH</sub>	Voltage Input High (1.8 V mode)	1.17		0.3 + VIOIN	V	
	Voltage Input High (3.3 V mode)	2.25		0.3 + VIOIN	V	
V <sub>IL</sub>	Voltage Input Low (1.8 V mode)	-0.3		0.3*VIOIN	V	
	Voltage Input Low (3.3 V mode)	-0.3		0.62		
V <sub>OH</sub>	High-level output threshold (I <sub>OH</sub> = 6 mA)	VIOIN - 450			mV	
V <sub>OL</sub>	Low-level output threshold (I <sub>OL</sub> = 6 mA)		-	450	mV	
NRESET SOP[4:0]	V <sub>IL</sub> (1.8V Mode)			0.45		
	V <sub>IH</sub> (1.8V Mode)	0.96			V	
	V <sub>IL</sub> (3.3V Mode)			0.65		
	V <sub>IH</sub> (3.3V Mode)	1.57				
TJ	Operating junction temperature range	-40	-	140	$^{\circ}$ C	

Submit Document Feedback



## 8.5 VPP Specifications for One-Time Programmable (OTP) eFuses

This section specifies the operating conditions required for programming the OTP eFuses and is applicable only for high-security (AWR294x HS) devices. During the process of writing the customer specific keys or other fields like Software version etc. in the efuse, the user needs to provide the VPP supply.

#### 8.5.1 Recommended Operating Conditions for OTP eFuse Programming

PARAMETER	DESCRIPTION	MIN	NOM	MAX	UNIT
VPP	Supply voltage range for the eFuse ROM domain during normal operation		NC		
	Supply voltage range for the eFuse ROM domain during OTP programming <sup>(1)</sup>	1.65	1.7	1.75	V
I(VPP)				50	mA

<sup>(1)</sup> During normal operation, no voltage should be applied to VPP. This can be typically achieved by disabling the external regulator attached to the VPP terminal.

#### 8.5.2 Hardware Requirements

The following hardware requirements must be met when programming keys in the OTP eFuses:

The VPP power supply must be disabled when not programming OTP registers.

#### 8.5.3 Impact to Your Hardware Warranty

You recognize and accept at your own risk that your use of eFuse permanently alters the TI device. You acknowledge that eFuse can fail due to incorrect operating conditions or programming sequence. Such a failure may render the TI device inoperable and TI will be unable to confirm the TI device conformed to TI device specifications prior to the attempted eFuse. CONSEQUENTLY, TI WILL HAVE NO LIABILITY FOR ANY TI DEVICES THAT HAVE BEEN eFUSED.



## 8.6 Power Supply Specifications

表 8-1 describes the four required power rails which must be provided to the AWR294x from an external power supply. In the case when 1.8V LVCMOS IO is utilized, VIOIN will be powered from a 1.8V rail and the 3.3V rail can be ommited, so only three rails must be provided. Also, depending on the power topology utilized, additional power supply filtering may be required for the RF 1.0V and baseband, clock and VCO 1.8V supplies to meet the required ripple specifications. This additional filtering will result in separate supply power nets being generated from these four basic rails.

表 8-1. Power Supply Rails Characteristics

SUPPLY VOLTAGE	DEVICE BLOCKS POWERED FROM THE SUPPLY	DEVICE POWER NETS
1.8 V	Synthesizer and APLL VCOs, crystal oscillator, IF Amplifier stages, ADC, CSI2, LVDS, LVCMOS IO	Input: VDDA_18VCO, VDDA_18CLK, VDDA_18PM, VDDA_18BB, VIOIN_18CSI, VIOIN_18LVDS, VIOIN_18 LDO Output: VOUT_14SYNTH, VOUT_14APLL
1.0 V	Power Amplifier, Low Noise Amplifier, Mixers and LO Distribution	Input: VDDA_10RF2, VDDA_10RF1
3.3 V (or 1.8 V for 1.8 V I/O mode)	LVCMOS IO	VIOIN
1.2 V	Core Digital and SRAM	VDD, VDD_SRAM, VNWA
1.7 V	Programming OTP eFuse (For secure devices)	VPP

The 1.0 V and 1.8 V power supply ripple specifications are mentioned in  $\frac{1}{8}$  8-2 The spur and ripple levels have a dB to dB relationship, for example, a 1dB increase in supply ripple leads to a ~1dB increase in spur level. Values quoted are rms levels for a sinusoidal input applied at the specified frequency.

表 8-2. Ripple Specifications (TBD)

EDECHENCY (VII-)	RF RAIL	VCO/IF RAIL
FREQUENCY (kHz)	1V (μV <sub>RMS</sub> )	1.8 V (μV <sub>RMS</sub> )
TBD	TBD	TBD

#### 8.7 Power Consumption Summary

 $\frac{1}{8}$  8-3 and  $\frac{1}{8}$  8-4 summarize the power consumption at the power terminals.

#### 表 8-3. Maximum Current Ratings at Power Terminals

PARAMETER <sup>(1)</sup>	SUPPLY NAME	DESCRIPTION	MIN	TYP	MAX <sup>(1)</sup>	UNIT
Current consumption	VDD, VDD_SRAM, VNWA	Total current drawn by all nodes driven by 1.2V rail			2100	
	VDDA_10RF1, VDDA_10RF2	Total current drawn by all nodes driven by 1V rail when all 4 transmitters are used			2300	mA
	VIOIN_18, VDDA_18CLK, VDDA_18PM, VIOIN_18CSI, VIOIN_18LVDS, VDDA_18BB, VDDA_18VCO	Total current drawn by all nodes driven by 1.8V rail			600	IIIA
	VIOIN	Total current drawn by all nodes driven by 3.3V rail			50 <sup>(2)</sup>	

- (1) The specified current values are at Max supply voltage level (Recommended operating conditions).
- (2) The exact value will depend on the system use case and design.

Submit Document Feedback



表 8-4. Average Power Consumption at Power Terminals

PARAMETER	COND	ITION <sup>(2)</sup>	DESCRIPTION	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	2TV 4DV	25% duty cycle	Use Case: Regular mode, 37.5 Msps sampling rate, 25.6 ms frame		1.47		
	cvcle chirp,	periodicity, 256 chirps, 256 samples/ chirp, 2-µs idle time, 7us ADC start time and excess ramp time	2.09				
Average power consumption in single chip mode.		25% duty cycle  Activity of cores :  70% MSS R5F		1.54		W	
in single only mode.	4TX, 4RX	50% duty cycle	<ul> <li>70% C66x DSP and HWA</li> <li>50% ARM M4F</li> <li>Ethernet and CAN-FD interface is enabled for data transfer</li> </ul>		2.25		

- (1) The Power consumption numbers are for a typical usecase i.e. for a Nominal device at 25C ambient temperature and nominal voltage conditions.
- (2) Frame duty cycle represents the ratio of Frame Active and Interframe time.

## 8.8 RF Specifications

over recommended operating conditions and with run time calibrations enabled (unless otherwise noted)

PARAMETER			MIN	TYP	MAX	UNIT
	Noise figure			13		dB
	1-dB compression		-11		dBm	
	Maximum gain			44		dB
	Gain range			20		dB
	Gain step size			2		dB
Receiver	IF bandwidth <sup>(2)</sup>				15	MHz
Receiver	ADC sampling rate	•			37.5	Msps
	ADC resolution		12		Bits	
	Return loss (S11)		-10		dB	
	Gain mismatch var		±0.5		dB	
	Phase mismatch va		±3		0	
	Idle Channel Spurs		-90		dBFS	
	Output power	Output power		12		dBm
Transmitter	Phase shifter accu	racy		±5		0
rransmiller	Temperature sensor	or accuracy		±5		$^{\circ}$ C
	Amplitude noise	Amplitude noise				dBc/Hz
	Frequency range		76		81	GHz
Clock subsystem	Ramp rate				250 <sup>(3)</sup>	MHz/ μ s
	Phase noise at 1-	76 to 77 GHz (VCO1)		-96		dBc/Hz
	MHz offset	76 to 81 GHz (VCO2)		-95		

- (1) 1-dB Compression Point (Out Of Band) is measured by feeding a continuous wave tone at 5% of the programmed HPF cut-off frequency (i.e. blocker tone) along with a second in-band tone. The compression point is determined by the blocker power that results in a 1dB compression of the in-band tone at the RX ADC.
- (2) The analog IF stages include a second order high pass filter that can be configured to the following -6dB corner frequencies:

Available HPF Corner Frequencies (kHz)
HPF
300, 350, 700, 1400,

The filtering performed by the digital baseband chain is targeted to provide:

- Less than ±0.5 dB pass-band ripple/droop, and
- · Better than 60 dB anti-aliasing attenuation for any frequency that can alias back into the pass-band.



(3) The max ramp rate depends on the PLL bandwidth configuration set using the "AWR\_APLL\_SYNTH\_BW\_CONTROL\_SB" API. For more details, refer to the mmWave Radar Interface Control document.

#### 🗵 8-1 shows variations of noise figure and in-band P1dB parameters with respect to receiver gain programmed




图 8-1. Noise Figure, In-band P1dB vs Receiver Gain

#### 8.9 Thermal Resistance Characteristics

THERMAL METRICS <sup>(1)</sup> (4)		°C/W <sup>(2)</sup> (3)
R⊕ <sub>JC</sub>	Junction-to-case	3.3
R⊕ <sub>JB</sub>	Junction-to-board	2.9
R⊕ <sub>JA</sub>	Junction-to-free air	14.9
Psi <sub>JC</sub>	Junction-to-case	0.1
Psi <sub>JB</sub>	Junction-to-board	2.8

- (1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.
- (2) °C/W = degrees Celsius per watt.
- (3) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [R ⊕ JC] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/ JEDEC standards:
  - · JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
  - JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
  - · JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
  - JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

A junction temperature of 140°C is assumed.

(4) Air flow = 1 m/s

Submit Document Feedback



## 8.10 Power Supply Sequencing and Reset Timing

The AWR294x device expects all external 1.2V, 1.8V and 3.3V voltage rails as well as all SOP[4:0] lines to be stable before NRESET is deasserted for a successful device bootup. IO state is not guaranteed until the VIOIN and VIOIN 18 supplies are available. 图 8-2 describes the device wake-up sequence.

备注 Hardware platform must support supplying 1.7V on the VPP pin only during OTP eFuse programming.




图 8-2. Device Wake-up Sequence



## 8.11 Input Clocks and Oscillators

#### 8.11.1 Clock Specifications

An external crystal is connected to the device pins. 

8 8-3 shows the crystal implementation.




图 8-3. Crystal Implementation

#### 备注

The load capacitors,  $C_{f1}$  and  $C_{f2}$  in 图 8-3, should be chosen such that 方程式 1 is satisfied.  $C_L$  in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator CLKP and CLKM pins.Note that Cf1 and Cf2 include the parasitic capacitances due to PCB routing.

#### 备注

The board routing parasitics between CLKP/CLKM pins also need to be included in the estimates of  $C_{\text{P}}$ 

$$C_{L} = C_{f1} \times \frac{C_{f2}}{C_{f1} + C_{f2}} + C_{P}$$
 (1)

表 8-5 lists the electrical characteristics of the clock crystal.

## 表 8-5. Crystal Electrical Characteristics (Oscillator Mode)

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
f <sub>p</sub>	Parallel resonance crystal frequency		40		MHz
C <sub>L</sub>	Crystal load capacitance	5	8	12	pF
ESR	Crystal ESR			50	Ω
Temperature range	Expected temperature range of operation	-40		125	$^{\circ}$
Frequency tolererance	Crystal frequency tolerance <sup>(1)</sup> (2)	-100		100 <sup>(3)</sup>	ppm
Drive level			50	200	μW

- (1) The crystal manufacturer's specification must satisfy this requirement.
- (2) Includes initial tolerance of the crystal, drift over temperature, aging and frequency pulling due to incorrect load capacitance.
- (3) For Ethernet operation, tighter specifications of less than 100 PPM frequency error is required. If the Ethernet interface is not used, a PPM error up to 200 PPM can be tolerated.

In the case where an external clock is used as the clock resource, the signal is fed to the CLKP pin only; CLKM is grounded. The phase noise requirement is very important when a 40-MHz clock is fed externally. 表 8-6 lists the electrical characteristics of the external clock signal.

Submit Document Feedback



表 8-6. External Clock Mode Specifications

PARAMETER		SP	UNIT		
		MIN	TYP	MAX	UNIT
	Frequency		40		MHz
	AC-Amplitude	700		1200	mV (pp)
Input Clock: External AC-	DC-trise/fall			10	ns
	Phase Noise at 1 kHz			-132	dBc/Hz
coupled sine wave or DC- coupled square wave Phase	Phase Noise at 10 kHz			- 143	dBc/Hz
Noise referred to 40 MHz	Phase Noise at 100 kHz			- 152	dBc/Hz
	Phase Noise at 1 MHz			- 153	dBc/Hz
	Duty Cycle	35		65	%
	Freq Tolerance	-100		100	ppm

#### 8.12 Peripheral Information

Initial peripheral descriptions and features are provided in the following sections. Additional peripheral details and interface timing information shall be provided in a later product preview or datasheet release.

## 8.12.1 QSPI Flash Memory Peripheral

The device includes a Quad-Serial Peripheral Interface for external flash memory access. Flash memory can be utilized for many purposes including: Secondary boot-loader memory, application program memory, security keys storage, and long-term data logs for security and error conditions.

Following features are supported by the QSPI Interface on the device:

- Loopback skew cancellation for clock signal to supported faster flash interface clock rates
- Two chip-select signals to connect two external flash devices
- Memory mapped 'direct' mode and software triggered 'indirect' mode of operation for performing flash data transfers

#### 8.12.1.1 QSPI Timing Conditions

	PARAMETER	MIN	TYP	MAX	UNIT			
Input Con	ditions			•				
t <sub>R</sub>	Input rise time	1		3	ns			
t <sub>F</sub>	Input fall time	1		3	ns			
Output Co	Output Conditions							
C <sub>LOAD</sub>	Output load capacitance	2		15	pF			

## 8.12.1.2 QSPI Timing Requirements<sup>(1)</sup> (2)

SPECIFICATION NUMBER		PARAMETER		TYP MAX	UNIT
Q12	t <sub>su(D-SCLK)</sub>	Setup time, D[3:0] valid before falling SCLK edge (Q12)	13.2		ns
Q13	t <sub>h(SCLK-D)</sub>	Hold time, D[3:0] valid after falling SCLK edge (Q13)	1		ns
Q14	t <sub>su(D-SCLK)</sub>	Setup time, final D[3:0] bit valid before final falling SCLK edge	13.2-P <sup>(3)</sup>		ns
Q15	t <sub>h(SCLK-D)</sub>	Hold time, final D[3:0] bit valid after final falling SCLK edge	1+P <sup>(3)</sup>		ns


- (1) Clock Mode 0 (clock polarity = 0; clock phase = 0) is the mode of operation.
- (2) The Device captures data on the falling clock edge in Clock Mode 0, as opposed to the traditional rising clock edge. Although nonstandard, The falling-edge-based setup and hold time timings have been designed to be compatible with standard SPI devices that launch data on the falling edge in Clock Mode 0.
- (3) P = SCLK period in ns.



## 8.12.1.3 QSPI Switching Characteristics<sup>(1)</sup> (2)

SPECIFICATION NUMBER		PARAMETER		TYP MAX	UNIT
Q1	t <sub>c(SCLK)</sub>	Cycle time, sclk	15		ns
Q2	t <sub>w(SCLKL)</sub>	Pulse duration, sclk low	0.5*P - 1.5		ns
Q3	t <sub>w(SCLKH)</sub>	Pulse duration, sclk high	0.5*P - 1.5		ns
Q4	t <sub>d(CS-SCLK)</sub>	Delay time, sclk falling edge to cs active edge	- M*P - 1	- M*P + 2.5	ns
Q5	t <sub>d(SCLK-CS)</sub>	Delay time, sclk falling edge to cs inactive edge	N*P - 1	N*P + 2.5	ns
Q6	t <sub>d(SCLK-D1)</sub>	Delay time, sclk falling edge to d[0] transition	- 2.5	5.5	ns
Q7	t <sub>ena(CS-D1LZ)</sub>	Enable time, cs active edge to d[0] driven (lo-z)	-P-4	- P +1	ns
Q8	t <sub>dis(CS-D1Z)</sub>	Disable time, cs active edge to d[0] tri-stated (hi-z)	-P-4	- P +1	ns
Q9	t <sub>d(SCLK-D1)</sub>	Delay time, sclk first falling edge to first d[1] transition (for PHA = 0 only)	-3- P	3.5 - P	ns


- P = SCLK period in ns. M = QSPI\_SPI\_DC\_REG.DDx + 1, N = 2



SPRS85v TIMING OSPI1 02

图 8-4. QSPI Read (Clock Mode 0)





SPRS85v\_TIMING\_OSPI1\_04

图 8-5. QSPI Write (Clock Mode 0)



#### 8.12.2 Multibuffered / Standard Serial Peripheral Interface (MibSPI)

#### 8.12.2.1 MibSPI Peripheral Description

The MibSPI/SPI is a high-speed synchronous serial input/output port that allows a serial bit stream of programmed length (2 to 16 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The device includes two, Multi-Buffered Serial Peripheral Interface (MIBSPI) in the Main Sub-System (MSS). These are intended for external MCU, PMIC, EEPROM and Watchdog communication.

Standard and MibSPI modules have the following features:

- 16-bit shift register
- · Receive buffer register
- 8-bit baud clock generator
- SPICLK can be internally-generated (Controller mode) or received from an external clock source (Peripheral mode)
- Maximum clock rate supported over each MIBSPI module shall be 40MHz.
- · Each word transferred can have a unique format.
- SPI I/Os not used in the communication can be used as digital input/output signals

#### 8.12.2.2 MibSPI Transmit and Receive RAM Organization

The Multibuffer RAM is comprised of 256 buffers. Each entry in the Multibuffer RAM consists of 4 parts: a 16-bit transmit field, a 16-bit receive field, a 16-bit control field and a 16-bit status field. The Multibuffer RAM can be partitioned into multiple transfer group with variable number of buffers each.

节 8.12.2.2.2 and 节 8.12.2.2.3 assume the operating conditions stated in 节 8.12.2.2.1.

#### 8.12.2.2.1 SPI Timing Conditions

		MIN	TYP MAX	UNIT		
Input Conditions						
t <sub>R</sub>	Input rise time	1	3	ns		
t <sub>F</sub>	Input fall time	1	3	ns		
Output Con	Output Conditions					
C <sub>LOAD</sub>	Output load capacitance	2	15	pF		

Product Folder Links: AWR2944



# 8.12.2.2.2 SPI Controller Mode Switching Parameters (CLOCK PHASE = 0, SPICLK = output, SPISIMO = output, and SPISOMI = input) $^{(1)}$ $^{(2)}$ $^{(3)}$

NO.		PARAMETER		MIN	TYP MAX	UNIT	
1	t <sub>c(SPC)M</sub>	Cycle time, SPICLK <sup>(4)</sup> Pulse duration, SPICLK high (clock polarity = 0)		40	256 <sub>tc(VCLK)</sub>	ns	
2(4)	t <sub>w(SPCH)M</sub>	Pulse duration, SPICLK high (clock polarity = 0	)	0.5t <sub>c(SPC)M</sub> - 4	$0.5t_{c(SPC)M} + 4$	ns	
2(*)	t <sub>w(SPCL)M</sub>	Pulse duration, SPICLK low (clock polarity = 1)		0.5t <sub>c(SPC)M</sub> - 4	$0.5t_{c(SPC)M} + 4$	115	
2(4)	t <sub>w(SPCL)M</sub>	Pulse duration, SPICLK low (clock polarity = 0)		0.5t <sub>c(SPC)M</sub> - 4	0.5t <sub>c(SPC)M</sub> + 4		
3(1)	t <sub>w(SPCH)M</sub>	Pulse duration, SPICLK high (clock polarity = 1	)	0.5t <sub>c(SPC)M</sub> - 4	0.5t <sub>c(SPC)M</sub> + 4	ns	
4(4)	t <sub>d</sub> (SPCH-SIMO)M	Delay time, SPISIMO valid before SPICLK low,	(clock polarity = 0)	0.5t <sub>c(SPC)M</sub> - 14			
4(')	t <sub>d</sub> (SPCL-SIMO)M	Delay time, SPISIMO valid before SPICLK high	lay time, SPISIMO valid before SPICLK high, (clock polarity = 1)			ns	
E(4)	t <sub>v(SPCL-SIMO)M</sub>	Valid time, SPISIMO data valid after SPICLK lo	w, (clock polarity = 0)	0.5t <sub>c(SPC)M</sub> - 18			
2 <sup>(4)</sup> 3 <sup>(4)</sup> 4 <sup>(4)</sup> 5 <sup>(4)</sup> 6 <sup>(5)</sup>	t <sub>v(SPCH-SIMO)M</sub>	Valid time, SPISIMO data valid after SPICLK hi	0.5t <sub>c(SPC)M</sub> - 18		ns		
		Setup time CS active until SPICLK high	CSHOLD = 0	(C2TDELAY+2)*t <sub>c(VCLK</sub>	$ \begin{array}{c} \text{(C2TDELAY+2)} * \\ \text{t}_{\text{c(VCLK)}} + 7 \end{array} $		
<b>6</b> (5)	t	(clock polarity = 0)	$t_{c(VCLK)} - 7.5 $	(C2TDELAY+3) * t <sub>c(VCLK)</sub> + 7	ns		
0( )	t <sub>C2TDELAY</sub>	Setup time CS active until SPICLK low	CSHOLD = 0	(C2TDELAY+2)*t <sub>c(VCLK</sub>	$ \begin{array}{c} \text{(C2TDELAY+2)} * \\ \text{$t_{c(\text{VCLK})}$} + 7 \end{array} $	113	
		(clock polarity = 1)	CSHOLD = 1	(C2TDELAY +3) * t <sub>c(VCLK)</sub> - 7.5	$ \begin{array}{c} \text{(C2TDELAY+3)} ^* \\ \text{t}_{\text{c(VCLK)}} + 7 \end{array} $		
<b>7</b> (5)	<b>t</b>	Hold time, SPICLK low until CS inactive (clock	polarity = 0)	$0.5^*t_{c(SPC)M} + (T2CDELAY + 1)$ $*t_{c(VCLK)} - 7$	$0.5^*t_{c(SPC)M} + (T2CDELAY + 1)^*  t_{c(VCLK)} + 7.5$	ns	
7. /	<sup>†</sup> T2CDELAY	Hold time, SPICLK high until CS inactive (clock	polarity = 1)	0.5*t <sub>c(SPC)M</sub> + (T2CDELAY + 1) *t <sub>c(VCLK)</sub> - 7	$0.5^*t_{c(SPC)M} + (T2CDELAY + 1)^* \\ t_{c(VCLK)} + 7.5$	115	
8(4)	t <sub>su(SOMI-SPCL)M</sub>	Setup time, SPISOMI before SPICLK low (clock polarity = 0)		5		no	
0(1)	t <sub>su(SOMI-SPCH)M</sub>	Setup time, SPISOMI before SPICLK high (clock polarity = 1)		5		ns	
9(4)	t <sub>h(SPCL-SOMI)M</sub>	Hold time, SPISOMI data valid after SPICLK lo (clock polarity = 0)	w	3		ns	
9(1)	t <sub>h(SPCH-SOMI)M</sub>	Hold time, SPISOMI data valid after SPICLK hi (clock polarity = 1)	gh	3		115	

<sup>(1)</sup> The Controller bit (SPIGCRx.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is cleared (where x= 0 or 1).

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



- $t_{c(MSS\ VCLK)}$  = main subsystem clock time = 1 /  $f_{(MSS\ VCLK)}$ . For more details, refer to the device Technical Reference Manual.
- When the SPI is in controller mode, the following must be true: For PS values from 1 to 255:  $t_{c(SPC)M} \ge (PS + 1)t_{c(MSS \ VCLK)} \ge 25$ ns, where PS is the prescale value set in the SPIFMTx. [15:8] register bits. For PS values of 0:  $t_{c(SPC)M} = 2t_{c(MSS-VCLK)} \ge 25$ ns.
- The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).
- C2TDELAY and T2CDELAY is programmed in the SPIDELAY register




图 8-6. SPI Controller Mode External Timing (CLOCK PHASE = 0)

48 Submit Document Feedback






图 8-7. SPI Controller Mode Chip Select Timing (CLOCK PHASE = 0)

## 8.12.2.2.3 SPI Controller Mode Switching Parameters (CLOCK PHASE = 1, SPICLK = output, SPISIMO = output, and SPISOMI = input) $^{(1)}$ $^{(2)}$ $^{(3)}$

NO.		PARAMETER	MIN	TYP MAX	UNIT
1	t <sub>c(SPC)M</sub>	Cycle time, SPICLK <sup>(4)</sup>	40	256t <sub>c(VCLK)</sub>	ns
2 <sup>(4)</sup>	t <sub>w(SPCH)M</sub>	Pulse duration, SPICLK high (clock polarity = 0)	0.5t <sub>c(SPC)M</sub> - 4	0.5t <sub>c(SPC)M</sub> + 4	ns
200	t <sub>w(SPCL)M</sub>	Pulse duration, SPICLK low (clock polarity = 1)	0.5t <sub>c(SPC)M</sub> - 4	0.5t <sub>c(SPC)M</sub> + 4	115
3(4)	t <sub>w(SPCL)M</sub>	Pulse duration, SPICLK low (clock polarity = 0)	0.5t <sub>c(SPC)M</sub> - 4	0.5t <sub>c(SPC)M</sub> + 4	no
3(1)	t <sub>w(SPCH)M</sub>	Pulse duration, SPICLK high (clock polarity = 1)	0.5t <sub>c(SPC)M</sub> - 4	0.5t <sub>c(SPC)M</sub> + 4	ns
4(4)	t <sub>d</sub> (SPCH-SIMO)M	Delay time, SPISIMO valid before SPICLK low, (clock polarity = 0)	0.5t <sub>c(SPC)M</sub> - 14		-
4(4)	t <sub>d</sub> (SPCL-SIMO)M	Delay time, SPISIMO valid before SPICLK high, (clock polarity = 1)	0.5t <sub>c(SPC)M</sub> - 14		ns
5 <sup>(4)</sup>	t <sub>v(SPCL-SIMO)M</sub>	Valid time, SPISIMO data valid after SPICLK low, (clock polarity = 0)	0.5t <sub>c(SPC)M</sub> - 18		ne
3(1)	$t_{v(SPCH-SIMO)M}$	Valid time, SPISIMO data valid after SPICLK high, (clock polarity = 1)	0.5t <sub>c(SPC)M</sub> - 18		ns

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



NO.		PARAMETER		MIN	TYP MAX	UNIT
	t <sub>C2TDELAY</sub>	Setup time CS active until SPICLK high (clock polarity = 0)	CSHOLD = 0	0.5*t <sub>c(SPC)M</sub> + (C2TDELAY + 2)*t <sub>c(VCLK)</sub> - 7	$0.5^*t_{c(SPC)M} + (C2TDELAY+2)^* \\ t_{c(VCLK)} + 7.5$	
6 <sup>(5)</sup>			CSHOLD = 1	0.5*t <sub>c(SPC)M</sub> + (C2TDELAY + 2)*t <sub>c(VCLK)</sub> - 7	$0.5^*t_{c(SPC)M} + (C2TDELAY+2)^* \\ t_{c(VCLK)} + 7.5$	
0(0)		Setup time CS active until SPICLK low	CSHOLD = 0	$0.5^*t_{c(SPC)M} + (C2TDELAY+2)^*t_{c(V)} - 7$	$0.5^*t_{c(SPC)M} + (C2TDELAY+2)^* t_{c(VCLK)} + 7.5$	ns
		(clock polarity = 1)	CSHOLD = 1	0.5*t <sub>c(SPC)M</sub> + (C2TDELAY+3)*t <sub>c(V</sub>	$0.5*t_{c(SPC)M} + (C2TDELAY+3)* t_{c(VCLK)} + 7.5$	
7(5)		Hold time, SPICLK low until CS inactive (clock	polarity = 0)	(T2CDELAY + 1) *t <sub>c(VCLK)</sub> - 7.5	(T2CDELAY + 1) *t <sub>c(VCLK)</sub> + 7	
7(0)	t <sub>T2CDELAY</sub>	Hold time, SPICLK high until CS inactive (clock	k polarity = 1)	(T2CDELAY + 1) *t <sub>c(VCLK)</sub> - 7.5	(T2CDELAY + 1) *t <sub>c(VCLK)</sub> + 7	ns
8(4)	t <sub>su(SOMI-SPCL)M</sub>	Setup time, SPISOMI before SPICLK low (clock polarity = 0)		5		ns
8.7	t <sub>su(SOMI-SPCH)M</sub>	Setup time, SPISOMI before SPICLK high (clock polarity = 1)		5		115
9(4)	t <sub>h(SPCL-SOMI)M</sub>	Hold time, SPISOMI data valid after SPICLK lo (clock polarity = 0)	DW	3		ns
9.7	t <sub>h(SPCH-SOMI)M</sub>	Hold time, SPISOMI data valid after SPICLK h (clock polarity = 1)	igh	3		115

- The Controller bit (SPIGCRx.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is set ( where x = 0 or 1 ).
- $t_{c(MSS\ VCLK)}$  = main subsystem clock time = 1 /  $f_{(MSS\ VCLK)}$ . For more details, refer to the device Technical Reference Manual.
- When the SPI is in Controller mode, the following must be true: For PS values from 1 to 255:  $t_{c(SPC)M} \ge (PS + 1)t_{c(MSS \ VCLK)} \ge 25$  ns, where PS is the prescale value set in the SPIFMTx. [15:8] register bits. For PS values of 0:  $t_{c(SPC)M} = 2t_{c(MSS-VCLK)} \ge 25$  ns.
- The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).
- C2TDELAY and T2CDELAY is programmed in the SPIDELAY register






图 8-8. SPI Controller Mode External Timing (CLOCK PHASE = 1)




图 8-9. SPI Controller Mode Chip Select Timing (CLOCK PHASE = 1)



## 8.12.2.3 SPI Peripheral Mode I/O Timings

## 8.12.2.3.1 SPI Peripheral Mode Switching Parameters (SPICLK = input, SPISIMO = input, and SPISOMI = output) $^{(1)}$ $^{(2)}$ $^{(3)}$

SPECIFICATIO N NUMBER		PARAMETER <sup>(5)</sup>	MIN	TYP M	AX	UNIT
1	t <sub>c(SPC)S</sub>	Cycle time, SPICLK <sup>(4)</sup>	50			ns
2	t <sub>w(SPCH)S</sub>	Pulse duration, SPICLK high (clock polarity = 0)	20			no
2	t <sub>w(SPCL)S</sub>	Pulse duration, SPICLK low (clock polarity = 1)	20			ns
3	t <sub>w(SPCL)S</sub>	Pulse duration, SPICLK low (clock polarity = 0)	20			no
3	t <sub>w(SPCH)S</sub>	Pulse duration, SPICLK high (clock polarity = 1)	20			ns
4	t <sub>d(SPCH-SOMI)S</sub>	Delay time, SPISOMI valid after SPICLK high (clock polarity = 0)			10	
4	t <sub>d(SPCL-SOMI)S</sub>	Delay time, SPISOMI valid after SPICLK low (clock polarity = 1)			10	ns
	t <sub>h(SPCH-SOMI)S</sub>	Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0)	2			
5	t <sub>h(SPCL-SOMI)</sub> S	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1)	2			ns
4	t <sub>d</sub> (SPCH-SOMI)S	Delay time, SPISOMI valid after SPICLK high (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)			14	
4	t <sub>d</sub> (SPCL-SOMI)S	Delay time, SPISOMI valid after SPICLK low (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)			14	ns
5	t <sub>h</sub> (SPCH-SOMI)S	Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)	2			20
5	t <sub>h</sub> (SPCL-SOMI)S	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)	2			ns
6	t <sub>su(SIMO-SPCL)S</sub>	Setup time, SPISIMO before SPICLK low (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)	6			
6	t <sub>su(SIMO-SPCH)S</sub>	Setup time, SPISIMO before SPICLK high (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)	6			ns
7	t <sub>h</sub> (SPCL-SIMO)S	Hold time, SPISIMO data valid after SPICLK low (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)	1			20
ľ	t <sub>h</sub> (SPCL-SIMO)S	Hold time, SPISIMO data valid after SPICLK high (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)	1			ns

- (1) The Controller bit (SPIGCRx.0) is cleared (where x = 0 or 1).
- (2) The CLOCK PHASE bit (SPIFMTx.16) is either cleared or set for CLOCK PHASE = 0 or CLOCK PHASE = 1 respectively.
- (3)  $t_{c(MSS-VCLK)}$  = main subsystem clock time = 1 /  $f_{(MSS-VCLK)}$ . For more details, refer to the device Technical Reference Manual.
- (4) When the SPI is in Peripheral mode, the following must be true: For PS values from 1 to 255: t<sub>c(SPC)S</sub> ≥ (PS +1)t<sub>c(MSS\_VCLK)</sub> ≥ 25 ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits.For PS values of 0: t<sub>c(SPC)S</sub> = 2t<sub>c(MSS\_VCLK)</sub> ≥ 25 ns.
- (5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTX.17).

Submit Document Feedback






图 8-10. SPI Peripheral Mode External Timing (CLOCK PHASE = 0)




图 8-11. SPI Peripheral Mode External Timing (CLOCK PHASE = 1)



## 8.12.3 Ethernet Switch (RGMII/RMII/MII) Peripheral

The device integrates a two port Ethernet with one external RGMII/RMII/MII port and another port servicing the Main Sub-System (MSS). This interface is intended to operate primarily as a 100Mbps ECU interface. It can also be used as an instrumentation interface.

- Full Duplex 10/100Mbps wire rate interface to Ethernet PHY over RGMII, RMII, or MII parallel interface
- MDIO Clause 22 and 45 PHY management interface
- IEEE 1588 Synchronous Ethernet support
- AWR synchronous trigger output allowing Ethernet to trigger radar frames

## 8.12.3.1 RGMII/GMII/MII Timing Conditions

SPECIFIC ATION NUMBER		PARAMETER	MIN	TYP MAX	UNIT	
	Input Con	Conditions 1 1 2				
1	t <sub>R</sub>	Input rise time	1	3	ns	
2	t <sub>F</sub>	Input fall time	1	3	ns	
	Output Conditions					
3	C <sub>LOAD</sub>	Output load capacitance	2	20	pF	


#### 8.12.3.2 RGMII Transmit Clock Switching Characteristics

NO.	PARAMETER	DESCRIPTION	SPEED	MIN	MAX	UNIT
1	t <sub>c(TXC)</sub>	Cycle time, rgmiin_txc	10 Mbps	360	440	ns
			100 Mbps	36	44	ns
2	t <sub>w(TXCH)</sub>	Pulse duration, rgmiin_txc high	10 Mbps	160	240	ns
			100 Mbps	16	24	ns
3	t <sub>w(TXCL)</sub>	Pulse duration, rgmiin_txc low	10 Mbps	160	240	ns
			100 Mbps	16	24	ns
4	t <sub>t(TXC)</sub>	Transition time, rgmiin_txc	10 Mbps		0.75	ns
			100 Mbps		0.75	ns

#### 8.12.3.3 RGMII Transmit Data and Control Switching Characteristics

NO. <sup>(1)</sup>	PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
5	t <sub>osu(TXD-TXC)</sub>	Output Setup time, transmit selected signals valid to MSS_RGMII_TCLK high/low	RGMII, Internal Delay Enabled, 10/100 Mbps	1.2		ns
6	t <sub>oh(TXC-TXD)</sub>	Output Hold time, transmit selected signals valid after MSS_RGMII_TCLK high/low	RGMII, Internal Delay Enabled, 10/100 Mbps	1.2		ns

(1) For RGMII, transmit selected signals include: MSS\_RGMII\_TXD[3:0] and MSS\_RGMII\_TCTL.



A. TXC is delayed internally before being driven to the rgmiin\_txc pin. This internal delay is always enabled.

Submit Document Feedback



B. Data and control information is transmitted using both edges of the clocks. rgmiin\_txd[3:0] carries data bits 3-0 on the rising edge of rgmiin\_txc and data bits 7-4 on the falling edge of rgmiin\_txc. Similarly, rgmiin\_txctl carries TXEN on rising edge of rgmiin\_txc and TXERR of falling edge of rgmiin\_txc.


## 图 8-12. RGMII Transmit Interface Switching Characteristics

#### 8.12.3.4 RGMII Recieve Clock Timing Requirements

NO.	PARAMETER	DESCRIPTION	SPEED	MIN	MAX	UNIT
1	t <sub>c(RXC)</sub>	Cycle time, rgmiin_rxc	10 Mbps	360	440	ns
			100 Mbps	36	44	ns
2	t <sub>w(RXCH)</sub>	Pulse duration, rgmiin_rxc high	10 Mbps	160	240	ns
			100 Mbps	16	24	ns
3	t <sub>w(RXCL)</sub>	Pulse duration, rgmiin_rxc low	10 Mbps	160	240	ns
			100 Mbps	16	24	ns
4	t <sub>t(RXC)</sub>	Transition time, rgmiin_rxc	10 Mbps		0.75	ns
			100 Mbps		0.75	ns

#### 8.12.3.5 RGMII Recieve Data and Control Timing Requirements

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
5	t <sub>su(RXD-RXCH)</sub>	Setup time, receive selected signals valid before MSS_RGMII_RCLK high/low	1		ns
6	t <sub>h(RXCH-RXD)</sub>	Hold time, receive selected signals valid after MSS_RGMII_RCLK high/low	4.5		ns



- A. rgmiin\_rxc must be externally delayed relative to the data and control pins.
- B. Data and control information is received using both edges of the clocks. MSS\_RGMII\_RXD[3:0] carries data bits 3-0 on the rising edge of rgmiin\_rxc and data bits 7-4 on the falling edge of rgmiin\_rxc. Similarly, rgmiin\_rxctl carries RXDV on rising edge of rgmiin\_rxc and RXERR on falling edge of rgmiin\_rxc.

## 图 8-13. MAC Receive Interface Timing, RGMIIn operation

## 8.12.3.6 RMII Transmit Clock Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII7	t <sub>c(REF_CLK)</sub>	Cycle time, REF_CLK	20		ns
RMII8	t <sub>w(REF_CLKH)</sub>	Pulse duration, REF_CLK high	7	13	ns
RMII9	t <sub>w(REF_CLKL)</sub>	Pulse duration, REF_CLK low	7	13	ns
RMII10	t <sub>t(REF_CLK)</sub>	Transistion time, REF_CLK		3	ns



## 8.12.3.7 RMII Transmit Data and Control Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII11	t <sub>d(REF_CLK-TXD)</sub>	Delay time, REF_CLK high to selected transmit signals valid	3	14.2	ns
	t <sub>dd(REF_CLK-TXEN)</sub>				




图 8-14. MAC Transmit Interface Timing, RMIIn Operation

## 8.12.3.8 RMII Receive Clock Timing Requirements

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII1	t <sub>c(REF_CLK)</sub>	Cycle time, REF_CLK	20		ns
RMII2	t <sub>w(REF_CLKH)</sub>	Pulse duration, REF_CLK high	7	13	ns
RMII3	t <sub>w(REF_CLKL)</sub>	Pulse duration, REF_CLK low	7	13	ns
RMII4	t <sub>tt(REF_CLK)</sub>	Transistion time, REF_CLK		3	ns

## 8.12.3.9 RMII Receive Data and Control Timing Requirements

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII5	t <sub>su(RXD-REF_CLK)</sub>	Setup time, receive selected signals valid before REF_CLK	4		ns
	$t_{su(CRS\_DV-REF\_CLK)}$				
	t <sub>su(RX_ER-REF_CLK)</sub>				
RMII6	t <sub>h(REF_CLK-RXD)</sub>	Hold time, receive selected signals valid after REF_CLK	2		ns
	$t_{h(REF\_CLK-CRS\_DV)}$				
	t <sub>h(REF CLK-RX ER)</sub>				




图 8-15. MAC Receive Interface Timing, RMIIn operation

Copyright © 2022 Texas Instruments Incorporated Product Folder Links: AWR2944



## 8.12.3.10 MII Transmit Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
1	t <sub>d(TX_CLK-TXD)</sub>	Delay time, miin_txclk to transmit selected signals valid	3	25	ns
	t <sub>d(TX_CLK-TX_EN)</sub>				
	t <sub>d(TX_CLK-TX_ER)</sub>				




图 8-16. MAC Transmit Interface Timing, MIIn operation

## 8.12.3.11 MII Receive Clock Timing Requirements

NO.	PARAMETER	DESCRIPTION	SPEED	MIN	MAX	UNIT
1	t <sub>c(RX_CLK)</sub>	Cycle time, miin_rxclk	10 Mbps	400		ns
			100 Mbps	40		ns
2	t <sub>w(RX_CLKH)</sub>	Pulse duration, miin_rxclk high	10 Mbps	140	260	ns
			100 Mbps	14	26	ns
3	t <sub>w(RX_CLKL)</sub>	Pulse duration, miin_rxclk low	10 Mbps	140	260	ns
			100 Mbps	14	26	ns
4	t <sub>t(RX_CLK)</sub>	Transition time, miin_rxclk	10 Mbps		3	ns
			100 Mbps		3	ns




图 8-17. Clock Timing (MAC Receive) - MIIn operation

## 8.12.3.12 MII Receive Timing Requirements

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
1	t <sub>su(RXD-RX_CLK)</sub>	Setup time, receive selected signals valid before miin_rxclk	8		ns
	t <sub>su(RX_DV-RX_CLK)</sub>				
	t <sub>su(RX_ER-RX_CLK)</sub>				
2	t <sub>h(RX_CLK-RXD)</sub>	Hold time, receive selected signals valid after miin_rxclk	8		ns
	$t_{h(RX\_CLK-RX\_DV)}$				
	t <sub>h(RX_CLK-RX_ER)</sub>				






图 8-18. MAC Receive Interface Timing, MIIn operation

## 8.12.3.13 MII Transmit Clock Timing Requirements

NO.	PARAMETER	DESCRIPTION	SPEED	MIN	MAX	UNIT
1	t <sub>c(TX_CLK)</sub>	Cycle time, miin_txclk	10 Mbps	400		ns
			100 Mbps	40		ns
2	t <sub>w(TX_CLKH)</sub>	Pulse duration, miin_txclk high	10 Mbps	140	260	ns
			100 Mbps	14	26	ns
3	t <sub>w(TX_CLKL)</sub>	Pulse duration, miin_txclk low	10 Mbps	140	260	ns
			100 Mbps	14	26	ns
4	t <sub>t(TX_CLK)</sub>	Transition time, miin_txclk	10 Mbps		3	ns
			100 Mbps		3	ns




图 8-19. Clock Timing (MAC Transmit) - MIIn operation

#### 8.12.3.14 MDIO Interface Timings

#### **CAUTION**

The IO Timings provided in this section are only valid for some MAC usage modes when the corresponding Virtual IO Timings or Manual IO Timings are configured as described in the tables found in this section.

表 8-7, 表 8-8 and 图 8-20 present switching characteristics and timing requirements for the MDIO interface.

#### 表 8-7. Timing Requirements for MDIO Input

		• • • • • • • • • • • • • • • • • • • •			
No	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
MDIO1	t <sub>c(MDC)</sub>	Cycle time, MDC	400		ns
MDIO2	t <sub>w(MDCH)</sub>	Pulse Duration, MDC High	160		ns
MDIO3	t <sub>w(MDCL)</sub>	Pulse Duration, MDC Low	160		ns
MDIO4	t <sub>su(MDIO-MDC)</sub>	Setup time, MDIO valid before MDC High	90		ns
MDIO5	t <sub>h(MDIO MDC)</sub>	Hold time, MDIO valid from MDC High	0		ns

## 表 8-8. Switching Characteristics Over Recommended Operating Conditions for MDIO Output

NO	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
MDIO6	t <sub>t(MDC)</sub>	Transition time, MDC		5	ns

Submit Document Feedback



## 表 8-8. Switching Characteristics Over Recommended Operating Conditions for MDIO Output (continued)

NO	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
MDIO7	t <sub>d(MDC-MDIO)</sub>	Delay time, MDC low to MDIO valid	10	(P * 0.5) - 10	ns




图 8-20. MAC MDIO diagrams



#### 8.12.4 LVDS/Aurora Instrumentation and Measurement Peripheral

The device supports a set of LVDS interfaces in two different modes.

- Legacy LVDS mode
- STM-TWP Aurora interface

The LVDS IO are shared between the above two measurement interface options.

Following features are supported:

- 2-data lane LVDS interface (two additional lanes for Data Clock and Frame Clock)
- 4-Lane STM-TWP-Aurora-LVDS interface mode. It has the following features:
  - Configurable 4/2/1 lane of operation.
  - Transmit data compliant to Aurora 8B/10B Serial Simplex Operation
  - Transmit data compliant to Aurora 64B/66B Serial Simplex Operation

Please see the device TRM for information regarding programming options for both LVDS interfaces.

## 8.12.4.1 LVDS Interface Configuration

The supported LVDS lane configuration is four Data lanes (LVDS\_TXP/M), one Bit Clock lane (LVDS\_CLKP/M) and one Frame clock lane (LVDS\_FRCLKP/M). The LVDS interface supports the following data rates:

- 900 Mbps (450 MHz DDR Clock)
- 600 Mbps (300 MHz DDR Clock)
- 450 Mbps (225 MHz DDR Clock)
- 400 Mbps (200 MHz DDR Clock)
- 300 Mbps (150 MHz DDR Clock)
- 225 Mbps (112.5 MHz DDR Clock)
- 150 Mbps (75 MHz DDR Clock)

Note that the bit clock is in DDR format and hence the number of toggles in the clock is equivalent to data.




图 8-21. LVDS Interface Lane Configuration And Relative Timings

## 8.12.4.2 LVDS Interface Timings




图 8-22. Timing Parameters

Product Folder Links: AWR2944

obumbin i boubush



#### 表 8-9. LVDS Electrical Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Duty Cycle Requirements	max 1 pF lumped capacitive load on LVDS lanes	48%	52%	
Output Differential Voltage	peak-to-peak single-ended with 100 $\Omega$ resistive load between differential pairs	250	450	mV
Output Offset Voltage		1125	1275	mV
Trise and Tfall	20%-80%, 900 Mbps		330	ps
Jitter (pk-pk)	900 Mbps		80	ps

#### 8.12.5 UART Peripheral

The device includes four UART interfaces. One UART is intended as a secondary boot loader source, one is intended for use as a register debug interface (with XDS110 emulator) and the remaining two are meant for general UART communication support.

- Maximum baud-rate supported shall be at least 1536K baud in all the different clock frequency modes
- UART interfaces multiplexed with other I/O to allow for widest peripheral use flexibility

## 8.12.5.1 SCI Timing Requirements

		MIN	TYP	MAX	UNIT
f(baud)	Supported baud rate at 20 pF		921.6		kHz

#### 8.12.6 Inter-Integrated Circuit Interface (I2C)

The device supports one Controller/Target Inter-integrated Circuit interface and is intended to be connected to an external PMIC or EEPROM device (alternative control SPI).

The I2C has the following features:

- Standard/fast mode I2C interface compliant with Philips I2C bus specification, v2.1 (The I2C Specification, Philips document number 9398 393 40011)
  - Bit/Byte format transfer
  - 7-bit and 10-bit device addressing modes
  - General call
  - START byte
  - Multi-controller transmitter/ target receiver mode
  - Multi-controller receiver/ target transmitter mode
  - Combined controller transmit/receive and receive/transmit mode
  - Transfer rates of 100 kbps up to 400 kbps (Phillips fast-mode rate)
- Free data format
- Two DMA events (transmit and receive)
- DMA event enable/disable capability
- · Module enable/disable capability
- The SDA and SCL are optionally configurable as general purpose I/O
- · Slew rate control of the outputs
- Open drain control of the outputs
- · Programmable pullup/pulldown capability on the inputs
- Supports Ignore NACK mode



## 备注

This I2C module does not support:

- High-speed (HS) mode
- · C-bus compatibility mode
- The combined format in 10-bit address mode (the I2C sends the target address second byte every time it sends the target address first byte)

## 8.12.6.1 I2C Timing Requirements(1)

		STANDARD	MODE	FAST MODE		UNIT
		MIN MAX		MIN MAX		ONT
t <sub>c(SCL)</sub>	Cycle time, SCL	10		2.5		μs
t <sub>su(SCLH-SDAL)</sub>	Setup time, SCL high before SDA low (for a repeated START condition)	4.7		0.6		μS
t <sub>h(SCLL-SDAL)</sub>	Hold time, SCL low after SDA low (for a START and a repeated START condition)	4		0.6		μS
t <sub>w(SCLL)</sub>	Pulse duration, SCL low	4.7		1.3		μs
t <sub>w(SCLH)</sub>	Pulse duration, SCL high	4		0.6		μs
t <sub>su(SDA-SCLH)</sub>	Setup time, SDA valid before SCL high	250		100		μ <b>s</b>
t <sub>h(SCLL-SDA)(1)</sub>	Hold time, SDA valid after SCL low	0	3.45	0	0.9	μ <b>s</b>
t <sub>w(SDAH)</sub>	Pulse duration, SDA high between STOP and START conditions	4.7		1.3		μS
t <sub>su(SCLH-SDAH)</sub>	Setup time, SCL high before SDA high (for STOP condition)	4		0.6		μS
t <sub>w(SP)</sub>	Pulse duration, spike (must be suppressed)			0	50	ns
C <sub>b</sub> (2) (3)	Capacitive load for each bus line		400		400	pF

- (1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.
- (2) The maximum th(SDA-SCLL) for I2C bus devices has only to be met if the device does not stretch the low period (tw(SCLL)) of the SCL signal.
- (3) C<sub>b</sub> = total capacitance of one bus line in pF. If mixed with fast-mode devices, faster fall-times are allowed.




图 8-23. I2C Timing Diagram

Submit Document Feedback



#### 备注

- A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- The maximum th(SDA-SCLL) has only to be met if the device does not stretch the LOW period (tw(SCLL)) of the SCL signal. E.A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement t<sub>su(SDA-SCLH)</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max + t<sub>su(SDA-SCLH)</sub>.

#### 8.12.7 Controller Area Network - Flexible Data-rate (CAN-FD)

The device integrates two CAN-FD interfaces, MSS\_MCANA and MSS\_MCANB. This enables support of a typical use case where one CAN-FD interface is used as ECU network interface while the other interface is used as a local network interface, providing communication with the neighboring sensors.

- Support CAN-FD according to ISO 11898-7 protocol with data rate up to 8Mbps
- Multiplexed GPIO can be used for CAN-FD external driver control
- AWRx synchronous trigger output allows CAN-FD to trigger radar frames

#### 8.12.7.1 Dynamic Characteristics for the CAN-FD TX and RX Pins

	PARAMETER <sup>(1)</sup>		TYP	MAX	UNIT
t <sub>d(MSS_CANA_TX)</sub>	Delay time, transmit shift register to MSS_CANA_TX pin			15	ns
t <sub>d(MSS_CANB_TX)</sub>	Delay time, transmit shift register to MSS_CANB_TX pin			15	ns
t <sub>d(MSS_MCANA_RX)</sub>	Delay time, MSS_MCANA_RX pin to receive shift register			10	ns
t <sub>d(MSS_MCANB_RX)</sub>	Delay time, MSS_MCANB_RX pin to receive shift register			10	ns

<sup>(1)</sup> These values do not include rise/fall times of the output buffer.

#### 8.12.8 CSI2 Receiver Peripheral

The device integrates one 3-lane MIPI CSI2, D-PHY receiver peripheral in the Radio processing subsystem. The CSI2 interface is primarily functional of operating as a hardware-in-the-loop (HIL) interface, allowing for the playback of recorded radar data for development purposes.

- Interface is compliant with the MIPI CSI-2 D-PHY standard revision 1.2
- 1x 3-lane (2 data lanes, 1 clock lane) CSI2 receiver interface, working simultaneously at 600 Mbps/lane
- 2-lane, or 1-lane CSI2 configurations
- Support for 4 simultaneous virtual channels and data types
- Support for 8/10/12/14/16-bit RAW data mode with capability of sign extension or zero padding to align with 16-bit memory addressing for RAW 10/12/14 modes
- · Support for user defined data types

Please refer to the device Technical Reference Manual for a complete description of all the programmable options.

#### 8.12.8.1 CSI2 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP MAX	UNIT
Low Power Receiver (LP-RX)				
V <sub>IL</sub> (1)	Logic 0 input threshold		550	mV
V <sub>IH</sub> <sup>(2)</sup>	Logic 1 input threshold	880		mV

Product Folder Links: AWR2944



over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP MAX	UNIT
V <sub>HYST</sub>	Input Hysteresis	25		mV
High Speed Receiver (	HS-RX)			
V <sub>IDTH</sub>	Differential input high threshold	70		mV
V <sub>IDTL</sub>	Differential input low threshold		-70	mV
V <sub>IDMAX</sub>	Maximum differential input voltage		270	mV
V <sub>ILHS</sub>	Single-ended input low voltage -40		mV	
V <sub>IHHS</sub>	Single-ended input high voltage		460	mV
V <sub>CMRXDC</sub>	Common-mode voltage	70	330	mV
$^{\Delta}$ VCMRX(HF)	Common-mode interference beyond 450 MHz		200	mVPP
$^{\Delta}$ VCMRX(LF)	Common mode interference 50MHz - 450MHz	-50	50	mVPP
HS DATA-CLOCK Timi	ng Specification <sup>(3) (5)</sup>			
UI <sub>INST</sub>	Data/Clock Unit Interval	1.11		ns
T <sub>SETUP</sub>	Data to Clock setup time	166		ps
T <sub>HOLD</sub>	Clock to Data hold time	166		ps
T <sub>R,</sub> , T <sub>F</sub> <sup>(4)</sup>	Rise/Fall Times	166	0.4*UI <sub>INST</sub>	ps

- (1) The input low-level voltage, VIL, is the voltage at which the receiver is required to detect a low state in the input signal. VIL is larger than the maximum single-ended line voltage during HS transmission. Therefore, both LP receivers will detect low during HS signaling
- (2) The input high-level voltage, VIH, is the voltage at which the receiver is required to detect a high state in the input signal.
- (3) TSKEW in the figure is the skew between the clock and data HS signals that can be tolerated at the receiver input. It is only a descriptive parameter. Rx timing is specified by TSETUP/THOLD only.
- (4) Rise/Fall from  $V_{IDTL}$  to  $V_{IDTH}$ .
- (5) Setup/hold specification is assuming identical common mode and rise/fall time for both data and clock lane at receiver input. i.e. V<sub>CMRXDC</sub> and T<sub>R</sub>, T<sub>F</sub> must be same for clock lane and data lane while measuring T<sub>SETUP</sub> and T<sub>HOLD</sub>




图 8-24. Clock and Data Timing in HS Transmission

Submit Document Feedback



## 8.12.9 Enhanced Pulse-Width Modulator (ePWM)

The device includes three Enhanced Pulse-Width Modulation (ePWM) modules. These modules can be used to generate duty-cycled controlled waveforms for a power regulator, or a power management systems, or more complex waveforms for motor control applications.

The module supports the following features:

- · Dedicated 16-bit time-base counter with period and frequency control for each PWM module
- Each module contains two PWM outputs (EPWMxA and EPWMxB) that shall be usable in the following configurations:
  - Two independent PWM outputs with single-edge operation
  - Two independent PWM outputs with dual-edge symmetric operation
  - One independent PWM output with dual-edge asymmetric operation

## 8.12.10 General-Purpose Input/Output

节 8.12.10.1 lists the switching characteristics of output timing relative to load capacitance.

## 8.12.10.1 Switching Characteristics for Output Timing versus Load Capacitance (C<sub>L</sub>)<sup>(1)</sup> (2)

	PARAMETER	TEST CO	NDITIONS	VIOIN = 1.8V	VIOIN = 3.3V	UNIT
t <sub>r</sub>			C <sub>L</sub> = 20 pF	2.8	3.0	ns
	Max rise time		C <sub>L</sub> = 50 pF	6.4	6.9	ns
		Slew control = 0	C <sub>L</sub> = 75 pF	9.4	10.2	
t <sub>f</sub>		Siew Control – 0	C <sub>L</sub> = 20 pF	2.8	2.8	
	Max fall time		C <sub>L</sub> = 50 pF	6.4	6.6	ns
			C <sub>L</sub> = 75 pF	9.4	9.8	
			C <sub>L</sub> = 20 pF	3.3	3.3	
t <sub>r</sub>	Max rise time		C <sub>L</sub> = 50 pF	6.7	7.2	ns
		Slew control = 1	C <sub>L</sub> = 75 pF	9.6	10.5	ns
t <sub>f</sub>		Siew Control – 1	C <sub>L</sub> = 20 pF	3.1	3.1	
	Max fall time		C <sub>L</sub> = 50 pF	6.6	6.6	ns
			C <sub>L</sub> = 75 pF	9.6	9.6	

<sup>(1)</sup> Slew control, which is configured by PADxx\_CFG\_REG, changes behavior of the output driver (faster or slower output slew rate).

<sup>(2)</sup> The rise/fall time is measured as the time taken by the signal to transition from 10% and 90% of VIOIN voltage.



## 8.13 Emulation and Debug

## 8.13.1 Emulation and Debug Description

#### 8.13.2 JTAG Interface

The JTAG interface implements the IEEE1149.1 standard interface for processor debug and boundary scan testing.

## 8.13.2.1 Timing Requirements for IEEE 1149.1 JTAG

## 表 8-10. JTAG Timing Conditions

	per total to the time of time of the time of time of the time of t							
		MIN	TYP MAX	UNIT				
Input Condi	tions							
t <sub>R</sub>	Input rise time	1	3	ns				
t <sub>F</sub>	Input fall time	1	3	ns				
Output Con	Output Conditions							
C <sub>LOAD</sub>	Output load capacitance	2	15	pF				

表 8-11. JTAG Timing Requirements

NO.			MIN	TYP	MAX	UNIT
1	t <sub>c(TCK)</sub>	Cycle time TCK	33.33			ns
1a	t <sub>w(TCKH)</sub>	Pulse duration TCK high (40% of tc)	13.33			ns
1b	t <sub>w(TCKL)</sub>	Pulse duration TCK low (40% of tc)	13.33			ns
3	t <sub>su(TDI-TCK)</sub>	Input setup time TDI valid to TCK high	2.5			ns
3	t <sub>su(TMS-TCK)</sub>	Input setup time TMS valid to TCK high	2.5			ns
4	t <sub>h(TCK-TDI)</sub>	Input hold time TDI valid from TCK high	18			ns
4	t <sub>h(TCK-TMS)</sub>	Input hold time TMS valid from TCK high	18			ns

## 8.13.2.2 Switching Characteristics for IEEE 1149.1 JTAG

NO.	PARAMETER		MIN	TYP MAX	UNIT
2	t <sub>d(TCKL-TDOV)</sub>	Delay time, TCK low to TDO valid	0	27.1	ns

Product Folder Links: AWR2944






图 8-25. JTAG Timing



#### 8.13.3 ETM Trace Interface

The ETM Trace interface provides a means of exporting real time processor debug information to a host PC through a compatible emulator toolset.

节 8.13.3.1 and 节 8.13.3.2 describe the operating conditions shown in 8 8-26 and 8 8-27.

#### 8.13.3.1 ETM TRACE Timing Requirements

		MIN	TYP	MAX	UNIT
Output Cond	ditions				
C <sub>LOAD</sub>	Output load capacitance	2		20	pF

## 8.13.3.2 ETM TRACE Switching Characteristics

NO.	PARAMETER		MIN	TYP MAX	UNIT
1	t <sub>cyc(ETM)</sub>	Cycle time, TRACECLK period	16		ns
2	t <sub>h(ETM)</sub>	Pulse Duration, TRACECLK High	7		ns
3	t <sub>I</sub> (ETM)	Pulse Duration, TRACECLK Low	7		ns
4	t <sub>r(ETM)</sub>	Clock and data rise time		3.	3 ns
5	t <sub>f(ETM)</sub>	Clock and data fall time		3.	3 ns
6	t <sub>d</sub> (ETMTRACECLKH-ETMDATAV)	Delay time, ETM trace clock high to ETM data valid	1	14.	5 ns
7	t <sub>d</sub> (ETMTRACECLKI-ETMDATAV)	Delay time, ETM trace clock low to ETM data valid	1	14.	5 ns




图 8-26. ETMTRACECLKOUT Timing




图 8-27. ETMDATA Timing

Submit Document Feedback



## 9 Detailed Description


#### 9.1 Overview

The AWR294x device includes the entire Millimeter Wave blocks, and analog baseband signal chain, for three or four transmitters and four receivers, as well as a customer-programmable MCU and DSP. This device is applicable as a radar-on-a-chip in use-cases with modest requirements for memory, processing capacity, and application code size. These could be cost-sensitive automotive applications that are evolving from 24 GHz narrowband implementation and some emerging, ultra-short-range radar applications.

To support additional scalability, the device can also be paired with an external host MCU, to provide additional control and processing platform so as to address more complex applications. To interface to external host MCU, the device provides SPI, CAN-FD and I2C for host control.

## 9.2 Functional Block Diagram

9-1 represents the functional block diagram for the device.



- A. Configurable memory can be switched from Radar Data memory to the Main R5F program and Data RAMs per application usecase needs
- B. This feature is only available in select part variants as indicated by the Device Type identifier in the  $\dagger$  3, Device Information table.

图 9-1. Functional Block Diagram



## 9.3 Subsytems

#### 9.3.1 RF and Analog Subsystem

The RF and analog subsystem includes the RF and analog circuitry – namely, the synthesizer, PA, LNA, mixer, IF, and ADC. This subsystem also includes the crystal oscillator and temperature sensors. The four transmit and the receive channels can all be operated simultaneously for transmit beamforming purpose and receiving data as required.

#### 9.3.1.1 RF Clock Subsystem

The device clock subsystem generates 76 to 81 GHz from an input reference of 40 MHz crystal. It has a built-in oscillator circuit followed by an Analog PLL and a RF synthesizer circuit. The output of the RF synthesizer is then processed by an x4 multiplier to create the required frequency in the 76 to 81 GHz spectrum. The RF synthesizer output can be modulated by the timing engine block to create the required waveforms for effective sensor operation or it can input a fixed signal of 1GHz directly from APLL.

The Analog PLL also provides a reference clock for the host processor after system wakeup.

The clock subsystem also has built-in mechanisms for detecting the presence of a crystal and monitoring the quality of the generated clock.

§ 9-2 describes the clock subsystem.




图 9-2. RF Clock Subsystem

Submit Document Feedback



#### 9.3.1.2 Transmit Subsystem

The device Transmit subsystem consists of four parallel transmit chains, each with independent phase and amplitude control. All four transmitters can be used simultaneously or in time-multiplexed fashion. The device supports binary phase modulation and a 6 bit programmable phase shifter for beamforming control on a per chirp basis for each channel as indicated in the figure below.

Each transmit chain can deliver a maximum of 12 dBm at the antenna port on the PCB. The transmit chains also support programmable backoff for system optimization.




图 9-3. Transmit Subsystem (Per Channel)

#### 9.3.1.3 Receive Subsystem

The device Receive subsystem consists of four parallel channels. A single receive channel consists of an LNA, mixer, IF filtering, ADC conversion, and decimation. All four receive channels can be operational at the same time. An individual power-down option is also available for system optimization.

The device supports a real-only receiver. The band-pass IF chain has configurable cutoff frequencies above 350 kHz and can support bandwidths up to 15 MHz.

9-4 describes the receive subsystem.




图 9-4. Receive Subsystem (Per Channel)



#### 9.3.2 Processor Subsystem

🗵 9-5 shows the block diagram for customer programmable processor subsystems in the device. At a high level there are two customer programmable subsystems. Left hand side shows the DSP Subsystem which contains TI's high performance C66x DSP, HWA 2.0, a high-bandwidth interconnect for high performance (128-bit, 150MHz), and associated peripherals - six EDMAs for data transfer, Aurora and LVDS interface for Measurement data output, L3 Radar data cube memory, ADC buffers, CRC engine, and data handshake memory (additional memory provided on interconnect).

For more information, see the TMS320C66x DSP CorePac User Guide

The right side of the diagram shows the Main subsystem (MSS). Main subsystem as the name suggests is the primary controller of the device and controls all the device peripherals and house-keeping activities of the device. Main subsystem contains Cortex-R5F (MSS R5F) processor and associated peripherals and housekeeping components such as EDMAs, CRC and Peripherals (I2C, UART, SPIs, CAN-FD, EPWM, and others) connected to the primary Interconnect through Peripheral Central Resource (PCR interconnect).

The Radio Processing Subsytem or the BIST Subsystem (RSS) is responsible for initializing and calibrating the Analog/RF modules. It periodically monitors the Analog/RF functionality such that all the Analog/RF modules work in their defined limits.

General Purpose ADC (GPADC), Fast Fourier Transformation engine (FFT engine) and other modules are provided to monitor the signal from different points in the transmitter and receiver chains. Digital front-end filters (DFE), Ramp Generation module and Analog/DFE registers, which are mainly under the control of BSS, can be indirectly controlled through the API calls from the Main Subsytem.

The device also integrates one two-lane CSI2 receiver interfaces in the Radio processing subsystem. The prime functionality of this interface is the Hardware in loop (HIL) functionality, that can be used to perform the radar operations feeding the captured data from outside into the device without involving the RF subsystem.

Please refer to the Device TRM (Technical Reference Manual) for MSS R5F and DSP C66x memory map.




图 9-5. Processor Subsystem



#### 9.3.3 Automotive Interfaces

The device communicates with the automotive network over the following main interfaces:

- CAN-FD
- Ethernet

### 9.4 Other Subsystems

#### 9.4.1 Hardware Accelerator Subsystem

In addition to the DSP core, the device incorporates Radar Hardware Accelerators (HWA2.0) to offload the DSP from pre-processing computations.

To understand the capabilities offered by the Radar Hardware Accelerator 2.0 so as to achieve the desired functionality, please refer to Radar Hardware Accelerator User's Guide.

## 9.4.2 Security - Hardware Security Module

A Hardware Security Module (HSM), which performs a secure zone operation is provisioned in the device (operational only in select part variants). A programmable core, ARM Cortex M4 core is deployed to realize the crypto-agility requirements.

The cryptographic algorithms can be accelerated using the Hardware modules provisioned within the HSM. They include acceleration of AES, SHA, Public Key Accelerator (PKA) to perform big math operation for Asymmetric key crypto requirements and True Random Number Generation.

The Main subsystem (MSS) Cortex R5F interfaces with the HSM subsystem to perform the crypto operations required for the secure boot and secure runtime communications.

Further details on Security can be found in the concerned collaterals. Please reach out to your local TI sales representative for more information.

### 9.4.3 ADC Channels (Service) for User Application

The device includes provision for an ADC service for user application, where the GPADC engine present inside the device can be used to measure up to nine external and internal voltages. The ADC1, ADC2, ADC3, ADC4, ADC5, ADC6, ADC7, ADC8 and ADC9 pins are used for this purpose.

#### 备注

GPADC structures are also used for measuring the output of internal temperature sensors.

#### **GPADC Specifications:**

- 625 Ksps SAR ADC
- 0 to 1.8V input range
- 10-bit resolution

#### 表 9-1. GP-ADC Parameter

PARAMETER	TYP	UNIT
ADC supply	1.8	V
ADC unbuffered input voltage range	0 - 1.8	V
ADC buffered input voltage range <sup>(1)</sup>	0.4 - 1.3	V
ADC resolution	10	bits
ADC offset error	±5	LSB
ADC gain error	±5	LSB
ADC DNL	- 1/+2.5	LSB
ADC INL	±2.5	LSB
ADC sample rate	625	Ksps

Submit Document Feedback



表 9-1. GP-ADC Parameter (continued)

PARAMETER	TYP	UNIT
ADC sampling time	400	ns
ADC internal cap	10	pF
ADC buffer input capacitance	2	pF
ADC input leakage current	3	uA

<sup>(1)</sup> Outside of given range, the buffer output will become nonlinear.

Product Folder Links: AWR2944



# 10 Monitoring and Diagnostics

## 10.1 Monitoring and Diagnostic Mechanisms

表 10-1 is a list of the main monitoring and diagnostic mechanisms available in the device.

表 10-1. Monitoring and Diagnostic Mechanisms for AWR294x

NO	FEATURE	toring and Diagnostic Mechanisms for AWR294x  DESCRIPTION
110	TEATORE	MAIN SUB-SYSTEM
	T	MAIN SUB-STOTEM
1	Lockstep operation of MSS R5F Core	Device architecture supports lockstep operation of the MSS R5F core that is the operating core in the Main subsystem that is provisioned as the safety island in the device.
2	Boot time LBIST For MSS R5F Core and associated VIM	Device architecture supports hardware logic BIST (LBIST) engine self-test Controller (STC). This logic is used to provide a very high diagnostic coverage (>90%) on the MSS R5F CPU core and Vectored Interrupt Module (VIM) at a transistor level.  LBIST for the CPU and VIM need to be triggered by application code before starting the functional safety application. A reset of the CPU is initiated at the end of the STC operation and the reset cause register would capture the status of reset. The STC registers may then be read out to identify the status of the STC execution to determine if there were any errors. CPU stays there in while loop and does not proceed further if a fault is identified.  There can be a fault injection test also performed which would also lead to a reset of the CPU with the error status signaled in the STC registers.
3	Boot time PBIST for MSS R5F Memories	MSS R5F has Tightly coupled Memories (TCM) Level 1 (L1) memories TCMA, TCMB0 and TCMB1 as well as the Level 2 (L2) Memories. Device architecture supports a hardware programmable memory BIST (PBIST) engine. This logic is used to provide a very high diagnostic coverage (March-13n) on the implemented MSS R5F TCMs at a transistor level.  PBIST for L1 and L2 memories is triggered by Bootloader at the boot time before starting download of application from Flash or peripheral interface. CPU stays there in while loop and does not proceed further if a fault is identified.
4	End to End ECC for MSS R5F	TCMs and L2 Memory diagnostic is supported by Single error correction double error
	Memories	detection (SECDED) ECC diagnostic. For L2 Memory, an 8-bit code word is used to store
		the ECC data as calculated over the 64-bit data bus, whereas for TCMs, a 7-bit code word
		is used to store the ECC data for a 32-bit data bus. ECC evaluation for TCMs is done by
		the ECC control logic inside the CPU. This scheme provides end-to-end diagnostics on the
		transmissions between CPU and TCM. CPU can be configured to have predetermined
		response (Ignore or Abort generation) to single and double bit error conditions.
5	MSS R5F bit multiplexing	Logical TCM and L2 Memory word and its associated ECC code is split and stored in two physical SRAM banks. This scheme provides an inherent diagnostic mechanism for address decode failures in the physical SRAM banks. Faults in the bank addressing are detected by the CPU as an ECC fault.  Further, bit multiplexing scheme implemented such that the bits accessed to generate a logical (CPU) word are not physically adjacent. This scheme helps to reduce the probability of physical multi-bit faults resulting in logical multi-bit faults; rather they manifest
		as multiple single bit faults. As the SECDED TCM ECC can correct a single bit fault in a logical word, this scheme improves the usefulness of the TCM ECC diagnostic.  Both these features are hardware features and cannot be enabled or disabled by application software.
6	Clock Monitor	Device architecture supports Four Digital Clock Comparators (EDCCs) and an internal RCOSC. Dual functionality is provided by these modules – Clock detection and Clock Monitoring.  EDCCA is dedicated for ADPLL/APLL lock detection monitoring, comparing the ADPLL/APLL output divided version with the Reference input clock of the device. Failure detection for EDCCA could be programmed to cause the device to go into limp mode.  Additionally, there is a provision to feed an external reference clock to monitor the internal clock using the EDCCA.  EDCCB, EDCCC, EDCCD module is one which is available for user software. From the list
		of clock options given in detailed spec, any two clocks can be compared. One example usage is to compare the CPU clock with the Reference or internal RCOSC clock source. Failure detection is indicated to the MSS R5F CPU via Error Signaling Module (ESM).

Submit Document Feedback



NO	FEATURE	and Diagnostic Mechanisms for AWR294x (continued)  DESCRIPTION				
7	RTI/WDT for MSS R5F	Device architecture supports the use of an internal watchdog that is implemented in the real-time interrupt (RTI) module. The internal watchdog has two modes of operation: digital watchdog (DWD) and digital windowed watchdog (DWWD). The modes of operation are mutually exclusive; the designer can elect to use one mode or the other but not both at the same time.  Watchdog can issue either an internal (warm) system reset or a CPU non-mask able interrupt upon detection of a failure.  The Watchdog is enabled by the bootloader in DWD mode at boot time to track the boot process. Once the application code takes up the control, Watchdog can be configured again for mode and timings based on specific customer requirements.				
8	MPU for MSS R5F	Cortex-R5F CPU includes an MPU. The MPU logic can be used to provide spatial separation of software tasks in the device memory. Cortex-R4F MPU supports 16 regions. It is expected that the operating system controls the MPU and changes the MPU settings based on the needs of each task. A violation of a configured memory protection policy results in a CPU abort.				
9	PBIST for Peripheral interface SRAMs - SPIs,CANs, Ethernet, EDMA, Mailbox	Device architecture supports a hardware programmable memory BIST (PBIST) engine for Peripheral SRAMs as well.  PBIST for peripheral SRAM memories can be triggered by the application. User can elect to run the PBIST on one SRAM or on groups of SRAMs based on the execution time, which can be allocated to the PBIST diagnostic. The PBIST tests are destructive to memory contents, and as such are typically run only at boot time. However, the user has the freedom to initiate the tests at any time if peripheral communication can be hindered. Any fault detected by the PBIST results in an error indicated in PBIST status registers.				
10	ECC for Peripheral interface SRAMs - SPIs, CANs, Ethernet, EDMA, Mailbox	Peripheral interface SRAMs diagnostic is supported by Single error correction double error detection (SECDED) ECC diagnostic. When a single or double bit error is detected, the MSS R5F is notified via ESM (Error Signaling Module). This feature is disabled after reset. Software must configure and enable this feature in the peripheral and ESM module. ECC failure (both single bit corrected and double bit uncorrectable error conditions) is reported to the MSS R5F as an interrupt via ESM module.				
11	Configuration registers protection for Main SS peripherals	All the Main SS peripherals (SPIs, CANs, Ethernet, I2C, DMAs, RTI/WD, DCCs, EDMA, IOMUX etc.) are connected to interconnect via Peripheral Central resource (PCR). This provides two diagnostic mechanisms that can limit access to peripherals. Peripherals can be clock gated per peripheral chip select in the PCR. This can be utilized to disable unused features such that they cannot interfere. In addition, each peripheral chip select can be programmed to limit access based on privilege level of transaction. This feature can be used to limit access to entire peripherals to privileged operating system code only. These diagnostic mechanisms are disabled after reset. Software must configure and enable these mechanisms. Protection violation also generates an 'aerror' that result in abort to MSS R5F or error response to other hosts such as DMAs.				
12	Cyclic Redundancy Check - Main SS	Device architecture supports hardware CRC engine on Main SS implementing the below polynomials.  CRC16 CCITT - 0x10  CRC32 Ethernet - 0x04C11DB7  CRC64  CRC 32C - CASTAGNOLI - 0x1EDC6F4  CRC32P4 - E2E Profile4 - 0xF4ACFB1  CRC-8 - H2F Autosar - 0x2F  CRC-8 - VDA CAN - 0x1D  The read operation of the SRAM contents to the CRC can be done by CPU or by DMA. The comparison of results, indication of fault, and fault response are the responsibility of the software managing the test.				
13	MPU	Device architecture supports MPUs on certain slave ports in the Main SS that include L2 Memory, PCR peripheral access, QSPI access, R5F AXI-Slave access. This would allow configuring access permissions to these key regions in the Main SS. By default, this control would reside with the HSM.				
14	MPU for DMAs	Device architecture supports MPUs on Main SS EDMAs. EDMAs also includes MPUs on both read and writes host ports. EDMA MPUs supports 8 regions. Failure detection by MPU is reported to the core as an interrupt via local ESM.				

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



NO	FEATURE	nd Diagnostic Mechanisms for AWR294x (continued)  DESCRIPTION				
15	Interconnect ECC	Device architecture supports hardware based ECC protection mechanisms for transfers				
10	interconnect Loo	over the system interconnect. Since code execution includes instruction fetches from memories hosted on the interconnect, the transfers over the interconnect are ensured to be safe by a combination of ECC and redundancy based mechanisms. Any failures detected in the transfers are reported over the ESM interface. This mechanism is enabled by default in HW.  When a diagnostic detects a fault, the error must be indicated. The Device architecture provides aggregation of fault indication from internal monitoring/diagnostic mechanisms using a peripheral logic known as the Error Signaling Module (ESM). The ESM provides mechanisms to classify errors by severity and to provide programmable error response. ESM module is configured by customer application code and specific error signals can be enabled or masked to generate an interrupt (Low/High priority) for the MSS R5F CPU. Device supports Nerror output signal (IO) which can be monitored externally to identify arkind of high severity faults in the design which could not be handled by the R5F.				
16	Error Signaling Error Output					
17	Temperature Sensor	Device architecture supports various temperature sensors at temperature hotspots in digital across the device that can be monitored by the application using an internal GPADC channel.				
18	Voltage Monitors	Device architecture supports monitoring the supply rails connected to the chip, in conjunction with external voltage monitors.				
		HSM SUB-SYSTEM				
1	Boot time LBIST For HSM M4 Core	Device architecture supports hardware logic BIST (LBIST) even for HSM Cortex M4 core. This logic provides very high diagnostic coverage (>90%) on the BIST R4F CPU core and VIM.  This needs to be triggered by HSM Runtime Firmware before starting the security and functional safety application.				
2	Boot time PBIST for HSM Memories (SRAM, Secure RAM, Mailbox)	Device architecture supports a hardware programmable memory BIST (PBIST) engine for HSM Memories which provide a very high diagnostic coverage (March-13n). PBIST for HSM memories is triggered by Bootloader at the boot time before starting download of application from Flash or peripheral interface. CPU stays there in while loop and does not proceed further if a fault is identified.				
3	End to End ECC for HSM Memories	HSM memories diagnostic is supported by Single error correction double error detection (SECDED) ECC diagnostic. Single bit error is communicated to the HSM CM4 while double bit error is communicated to MSS R5F as an interrupt so that application code becomes aware of this and takes appropriate action.				
4	HSM Memory bit multiplexing	Logical memory word and its associated ECC code is split and stored in two physical SRAM banks. This scheme provides an inherent diagnostic mechanism for address decode failures in the physical SRAM banks and helps to reduce the probability of physical multi-bit faults resulting in logical multi-bit faults.				
5	Clock Monitor	Device architecture supports One Digital Clock Comparators (DCC) and an internal 32 KHz RCOSC. Dual functionality is provided by these modules - Clock detection and Clock Monitoring.  From the list of clock options given in detailed spec, any two clocks can be compared. One example usage is to compare the CPU clock with the Reference or internal RCOSC clock source. Failure detection is indicated to the HSM M4 CPU via Error Signaling Module (ESM).				
6	RTI/WDT for HSM CM4	Device architecture supports an internal watchdog for HSM M4. Timeout condition is reported via an interrupt to MSS R5F and rest is left to application code to take the device to a safe state.				
7	MPU/Firewall	Device architecture supports Firewalls/MPUs on the HSM and crypto engine access both for safety and security reasons. This would allow configuring access permissions to these key regions in the HSM.  By default, this control would reside with the HSM.				
		DSP SUB-SYSTEM				
1	Boot time LBIST for DSP core	Device supports boot time LBIST for the DSP Core. LBIST can be triggered by the MSS R5F secondary bootloader/application code before starting the functional safety application.				

Submit Document Feedback



FEATURE	DESCRIPTION
	Device architecture supports a hardware programmable memory BIST (PBIST) engine for
and L3 Memories, HWA memories, RSS Memories (ADCBUF, CQ Memory), Mailbox	DSPSS and RSS memories which provide a very high diagnostic coverage (March-13n). PBIST is triggered by MSS R5F secondary bootloader/application code before starting the functional safety application.
Parity on L1P, ECC on L1D	Device architecture supports Parity diagnostic on DSP's L1P memory. Parity error is reported to the CPU as an interrupt. L1D memory is covered by SECDED ECC.
ECC on DSP's L2 Memory	Device architecture supports both Parity Single error correction double error detection (SECDED) ECC diagnostic on DSP's L1D and L2 memory. L2 Memory is a unified 384KB of memory used to store program and Data sections for the DSP. A 12-bit code word is used to store the ECC data as calculated over the 256-bit data bus (logical instruction fetch size). The ECC logic for the L2 access is located in the DSP and evaluation is done by the ECC control logic inside the DSP. This scheme provides end-to-end diagnostics on the transmissions between DSP and L2. Byte aligned Parity mechanism is also available on L2 to take care of data section.
ECC on Radar Data Cube (L3) Memory, HWA Memories, RSS Memory (ADCBUF), Mailbox	L3 memory is used as Radar data section in the device. The architecture supports Single error correction double error detection (SECDED) ECC diagnostic on L3 memory. A 12-bit code word is used to store the ECC data as calculated over the 256-bit data bus. The RSS memory (ADCBUF) too supports the SECDED ECC diagnostics. Failure detection by ECC logic is reported to the DSP core as an interrupt via ESM.
RTI/WDT for DSP Core	Device architecture supports the use of an internal watchdog for BIST R4F that is implemented in the real-time interrupt (RTI) module – replication of same module as used in Main SS. This module supports same features as that of RTI/WD for MSS/BIST R4F. This watchdog is enabled by customer application code and Timeout condition is reported via an interrupt to MSS R5F and rest is left to application code in MSS R5F to take the device to a safe state.
CRC for DSP Sub-System	Device architecture supports hardware CRC engine on DSPSS implementing the below polynomials.  CRC16 CCITT - 0x10  CRC32 Ethernet - 0x04C11DB7  CRC64  CRC 32C - CASTAGNOLI - 0x1EDC6F4  CRC32P4 - E2E Profile4 - 0xF4ACFB1  CRC-8 - H2F Autosar - 0x2F  CRC-8 - VDA CAN - 0x1D  The read operation of the SRAM contents to the CRC can be done by CPU or by DMA. The comparison of results, indication of fault, and fault response are the responsibility of the software managing the test.
MPU for DSP	Device architecture supports MPUs for DSP memory accesses (L1D, L1P, and L2). L2 memory supports 64 regions and 16 regions for L1P and L1D each. Failure detection by MPU is reported to the DSP core as an abort.
	BIST (Within RADAR SUB-SYSTEM)
Lockstep operation of BIST R4F Core	Device architecture supports lockstep operation of the BIST R4F core.
Boot time LBIST For BIST R4F Core and associated VIM	Device architecture supports hardware logic BIST (LBIST) even for BIST R4F core and associated VIM module. This logic provides very high diagnostic coverage (>90%) on the BIST R4F CPU core and VIM.  This needs to be triggered by MSS R5F secondary bootloader/application code before starting the functional safety application.
Boot time PBIST for BIST R4F TCM Memories, Mailbox	Device architecture supports a hardware programmable memory BIST (PBIST) engine for BIST R4F TCMs, Mailbox which provide a very high diagnostic coverage (March-13n) on the BIST R4F TCMs.  PBIST is triggered by MSS R5F secondary bootloader/application code before starting the functional safety application.
	Boot time PBIST for L1P, L1D, L2 and L3 Memories, HWA memories, RSS Memories (ADCBUF, CQ Memory), Mailbox  Parity on L1P, ECC on L1D  ECC on DSP' s L2 Memory  ECC on Radar Data Cube (L3) Memory, HWA Memories, RSS Memory (ADCBUF), Mailbox  RTI/WDT for DSP Core  CRC for DSP Sub-System  MPU for DSP  Lockstep operation of BIST R4F Core  Boot time LBIST For BIST R4F Core and associated VIM  Boot time PBIST for BIST R4F TCM

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



NO	FEATURE	DESCRIPTION
4	End to End ECC for BIST R4F TCM Memories, Mailbox	BIST R4F TCMs, Mailbox diagnostic is supported by Single error correction double error detection (SECDED) ECC diagnostic. Single bit error is communicated to the BIST R4FCPU while double bit error is communicated to MSS R5F as an interrupt so that application code becomes aware of this and takes appropriate action.
5	BIST R4F TCM bit multiplexing	Logical TCM word and its associated ECC code is split and stored in two physical SRAM banks. This scheme provides an inherent diagnostic mechanism for address decode failures in the physical SRAM banks and helps to reduce the probability of physical multibit faults resulting in logical multi-bit faults.
6	Temperature Sensors	Device architecture supports various temperature sensors all across the device (next to power hungry modules such as PAs, etc) which is monitored during the inter-frame period <sup>(1)</sup> .
7	Tx Power Monitors	Device architecture supports power detectors at the Tx output <sup>(2)</sup> .
8	Synthesizer (Chirp) frequency monitor	Monitors Synthesizer's frequency ramp by counting (divided-down) clock cycles and comparing to ideal frequency ramp. Excess frequency errors above a certain threshold, if any, are detected and reported.
9	Ball break detection for TX ports (TX Ball break monitor)	Device architecture supports a ball break detection mechanism based on Impedance measurement at the TX output(s) to detect and report any large deviations that can indicate a ball break.  Monitoring is done by TIs code running on BIST R4F and failure is reported to the MSS R5F via Mailbox.  It is completely up to customer SW to decide on the appropriate action based on the message from BIST R4F
10	RX loopback test	Built-in TX to RX loopback to enable detection of failures in the RX path(s), including Gain, inter-RX balance, etc. This monitor also covers ball breaks on the RX pins.
11	IF loopback test	Built-in IF (square wave) test tone input to monitor IF filter's frequency response and detect failure.
12	RX saturation detect	Provision to detect ADC saturation due to excessive incoming signal level and/or interference.

- (1) Monitoring is done by the TI's code running on BIST R4F. There are two modes in which it could be configured to report the temperature sensed via API by customer application.
  - a. Report the temperature sensed after every N frames
  - b. Report the condition once the temperature crosses programmed threshold.

It is completely up to customer SW to decide on the appropriate action based on the message from BIST R4Fvia Mailbox.

- (2) Monitoring is done by the TI's code running on BIST R4F.
  - There are two modes in which it could be configured to report the detected output power via API by customer application.
  - a. Report the power detected after every N frames
  - b. Report the condition once the output power degrades by more than configured threshold from the configured.

It is completely up to customer SW to decide on the appropriate action based on the message from BIST R4F.

Submit Document Feedback



## 11 Applications, Implementation, and Layout

#### 各沖

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 11.1 Application Information

Key device features driving the following applications are:

- Integration of Radar Front End and Programmable MCU
- · Flexible boot modes: Autonomous application boot using a serial flash or external boot over SPI
- · Hardware Security Module
- · High speed 100Mbps Fast Ethernet Support

### 11.2 Short and Medium Range Radar




图 11-1. Short- and Medium-Range Radar

### 11.3 Reference Schematic

The reference schematic and power supply information can be found in the AWR2944 EVM Documentation.

Listed for convenience are: Design Files, Schematics, Layouts, and Stack up details for PCB at the AWR2944 EVM Product page.



## 12 器件和文档支持

TI 提供大量的开发工具。下面列出了用于评估器件性能、生成代码和开发解决方案的工具和软件。

### 12.1 Device Support

#### 13 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, XA2943BGALT). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

**null** Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

**TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.

**TMDS** Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *your package*), the temperature range (for example, blank is the default commercial temperature range), and the device speed range, in megahertz (for example, *your device speed range*). Figure x provides a legend for reading the complete device name for any *your device* device.

For orderable part numbers of *your device* devices in the *your package* package types, see the Package Option Addendum of this document, ti.com, or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the AWR2944 Errata

Submit Document Feedback






图 13-1. Device Nomenclature

#### 13.1 Tools and Software

The contents in this section will be updated in subsequent versions.

#### 13.2 Documentation support

The contents in this section will be updated in subsequent versions.

### 13.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

### 13.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

## 13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 13.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。



## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 13-Nov-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
XA2943BGALT	ACTIVE	FCCSP	ALT	266	1	TBD	Call TI	Call TI	-40 to 140		Samples
XA2944BGALT	ACTIVE	FCCSP	ALT	266	1	TBD	Call TI	Call TI	-40 to 140		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# **PACKAGE OPTION ADDENDUM**

www.ti.com 13-Nov-2021



**BALL GRID ARRAY** 




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



**BALL GRID ARRAY** 




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



**BALL GRID ARRAY** 



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司