

October 2013

# FCM8201 3-Phase Sinusoidal Brushless DC Motor Controller

#### **Features**

- Supports Space Vector Modulation (SVM)
- Supports Sine-Wave & Square-Wave Solutions
- Built-in Clock Generator
- Built-in Error Amplifier for Torque Loop Control
- Direct Duty Control
- Square-Wave 120°, Sine-Wave 180° Turn-on
- PLL Angle Detection (Hall Sensors)
- Programmable Current Leading Phase
- Serial Interface (SPI)
- Two Operation Modes (Stand-Alone Operation or Controlled through SPI)
- Programmable Soft-Switching (Dead-Time)
- Synchronous Rectifying
- Over-Voltage and Under-Voltage Protections
- Motor & Power Transistor Over-Voltage Protections
- Three Levels of Over-Current Protection (OCP)
- Programmable OC Timer
- Over-Temperature Protection (OTP)

### **Applications**

- BLDC Motor or PMSM Control
- Low-Noise Motor Applications
- Fan, Pump, Tools, etc.

### Description

FCM8201 is a three-phase sinusoidal Brushless DC (BLDC) motor or Permanent Magnet Synchronous Motor (PMSM) controller. It comes with the advanced Hall sensor design. Using the Hall sensor signals, the control system is able to execute the PWM commutation by switching the three-phase inverter. There are two PWM modes for selection: Sine-Wave Mode and the Square-Wave Mode Includes PWM-PWM and PWM-ON approaches to improve the efficiency of the motor drive. Protection functions including over-voltage, over-current, over-temperature, and short circuit prevent the control circuits and the motor from being damaged, particularly under stressed applications and demanding environments. Information about voltage, current, and temperature is accessible through the SPI interface.

FCM8201 can be operated stand-alone or worked with microcontrollers for advanced BLDC motor control.

### **Ordering Information**

Part Number	Operating Temperature Range	Package	Packing Method
FCM8201QY	-40°C to 125°C	32-Lead, LQFP, JEDEC MS-026, Variation BBA, 7 mm Square	Tray

### **Typical Application Circuits**




Figure 1. Stand-Alone Application

## Typical Application Circuits (Continued)




Figure 2. SPI Application

### **Block Diagram**





Figure 3. System Block Diagram

### **Marking Information**



- X- 1-Digit Year Code
- Y- 1-Digit Week Code
- TT: 2-Digit Die Run Code
- T: Package Type (Q=LQFP)
- M: Die Run Code

Figure 4. Top Mark

### **Pin Configuration**




Figure 5. Pin Configuration

### **Pin Definitions**

Pin#	Name	Description
1	HOVP	Motor Drive Over-Voltage Protection Output. It can be connected to an external power transistor for discharging the back EMF.
2	НА	Hall A Sensor Input. Phase-U magnetic field detection.
3	НВ	Hall B Sensor Input. Phase-V magnetic field detection.
4	НС	Hall C Sensor Input. Phase-W magnetic field detection.
h	CW/CCW	Direction Control Input. Designed for stand-alone operation. HIGH: CW, LOW: CCW.
5	SCLK	Serial Clock Input. Designed for SPI operation.
	FREE/ST	Free and Start Control Input. Designed for stand-alone operation. HIGH: Free, LOW: Start.
6	SDI	Serial Data Input. Designed for SPI operation.
7	XP	<b>Interface Selection P (Open-Drain)</b> . Designed to configure the pin #5~8 work on stand-alone or SPI operation.
,	SDO	Serial Data Output, (Open-Drain). Designed for SPI operation.
8	XN	Interface Selection N (Open-Drain). Designed to configure the pin #5~8 work on stand-alone or SPI operation.
0	SEN	SPI Enable (Open-Drain). Designed for SPI operation. HIGH: SPI disable, LOW: SPI enable.

### Pin Definitions (Continued)

Pin#	Name	Description
9	FO	Revolution Pulse Output. Pulses per revolution=motor poles ÷ 2 x 3.
10	DGND	Digital Ground
11	VOUT	<b>Voltage Regulator Output</b> . A 0.1 μF (minimum) capacitor should be connected between this pin and ground.
12	IP	Positive Input of Torque Error Amplifier
13	OPO	Output of Torque Error Amplifier
14	IN	Negative Input of Torque Error Amplifier
15	I_FB	Current Feedback Output
16	DUTY	<b>PWM Duty Control Input.</b> Designed to directly control the PWM duty cycle in stand-alone operation.
17	R_CLK	<b>External Resistor of Clock Generator</b> . Designed for determining the frequency of the internal clock generator.
18	AGND	Analog Ground
19	I_IN	Current Feedback Input
20	AS	<b>Angle Shift Input</b> . Designed for correcting the lead angle of PWM output signals. The range is from 0° to 60° related to the induced magnetic voltage.
21	VSENSE	<b>Motor Drive Voltage-Sensing Resistor</b> . Designed for determining the voltage level of overvoltage protections.
22	RT	<b>Thermistor Voltage Input</b> . Connect to a NTC (Negative Temperature Coefficient) thermistor for the over-temperature protection.
23	OC_TMR	Overload Time-Out Programmable Input. Connect to a capacitor for determining the time delay of overload protection.
24	nFAULT	Fault Flag. Open-drain output, LOW: system failure.
25	VPP	Supply Voltage Input
26	Z	PWM Output of W-Phase Low Side
27	W	PWM Output of W-Phase High Side
28	Υ	PWM Output of V-Phase Low Side
29	V	PWM Output of V-Phase High Side
30	Х	PWM Output of U-Phase Low Side
31	U	PWM Output of U-Phase High Side
32	PGND	High-Voltage Ground

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
$V_{VPP}$	Supply Voltage	0	30	V
$\theta_{JA}$	Thermal Resistance, Junction-to-ambient		82	°C/W
$\theta_{JC}$	Thermal Resistance, Junction-to-case		29	°C/W
$T_J$	Junction Temperature		+150	°C
ESD	Human Body Model, JESD22-A114		2	kV
E9D	Charged Device Model, JESD22-C101		1	ΚV

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
T <sub>A</sub>	Operating Ambient Temperature		-40		+125	°C
$V_{PP}$	Supply Voltage		10.0	12.0	17.0	V
f <sub>SYS</sub>	System Clock		0.96	1.28	1.92	MHz
R_CLK	Clock Generator External Resistor			12		kΩ
R <sub>I_IN</sub>	I_IN Bias Resistor			10		kΩ

### **Electrical Characteristics**

 $V_{PP}\!=$  12 V and  $T_A\!=\!25^{\circ}C$  unless otherwise noted.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>PP</sub> Section			•	•	•	
$V_{VPP\_ON}$	Turn-On Threshold Voltage		8.5	9.0	9.5	V
$V_{VPP\_OFF}$	Turn-Off Threshold Voltage		7.5	8.0	8.5	V
I <sub>DD_OP</sub>	Operating Supply Current	V <sub>PP</sub> = 12 V, f <sub>SYS</sub> = 1.28 MHz	4.0	5.0	6.5	mA
Voltage Regi	ulator Section		•			
$V_{VOUT}$	Regulator Output Voltage	Output Current 5 mA	4.9	5.2	5.5	V
I <sub>VOUT</sub>	Regulator Output Current	V <sub>VOUT</sub> = 5.2 V			10	mA
C <sub>VOUT</sub>	Regulator External Capacitor		0.1			μF
Digital I/O Se	ection					
V <sub>IH_HALL</sub>	Hall Signals Input High Level		4.0			V
V <sub>IL_HALL</sub>	Hall Signals Input Low Level				1.0	V
V <sub>HYS_HALL</sub>	Hall Signals Hysteresis Voltage		2.0	2.5	3.0	V
T <sub>DEB_HALL</sub>	Hall Signals Debounce Time			5		μs
V <sub>IH_SPI</sub>	SPI Signals Input High Level		2.0		5.3	V
$V_{IL\_SPI}$	SPI Signals Input Low Level		-0.3	0.8	1.2	V
$V_{OH\_SPI}$	SPI Signals Output High Level	I <sub>O</sub> = 4 mA	4			V
V <sub>OL_SPI</sub>	SPI Signals Output Low Level	$I_O = 4 \text{ mA}$			1	V
R <sub>DIO_UP</sub>	Digital I/O Internal Pull High Resistor		150	200	250	kΩ
High-Voltage	e I/O Section					
$V_{OH\_PWM}$	PWM Signals Output High Level (U/V/W/X/Y/Z)	V <sub>PP</sub> = 12 V, I <sub>O</sub> = 4 mA	10			V
$V_{OL\_PWM}$	PWM Signals Output Low Level (U/V/W/X/Y/Z)	V <sub>PP</sub> = 12 V, I <sub>O</sub> = 4 mA			1	٧
V <sub>OH_HOVP</sub>	HOVP Output High Level	$V_{PP} = 12 \text{ V}, I_{O} = 1 \text{ mA}$	9.0	9.7	10.0	V
V <sub>OL_HOVP</sub>	HOVP Output Low Level	$V_{PP} = 12 \text{ V}, I_{O} = 1 \text{ mA}$			1	V
PWM Contro	I Section					
$V_{fd}$	Full Duty Voltage of DUTY Pin		4.0	4.3	4.6	V
$V_{zd}$	Zero Duty Voltage of DUTY Pin			0.7		V
t <sub>PWM_MIN</sub>	PWM Minimum On Time	R_CLK = 12 kΩ		1		μs
t <sub>DEAD0</sub>	PWM Dead Time 0	DT[1:0] / PWM_REG = 00 (Default Value)	2.15	2.72	3.45	μs
t <sub>DEAD1</sub>	PWM Dead Time 1	DT[1:0] / PWM_REG = 01	1.45	1.95	2.45	μs
t <sub>DEAD2</sub>	PWM Dead Time 2	DT[1:0] / PWM_REG = 10	3.35	3.96	4.65	μs
t <sub>DEAD3</sub>	PWM Dead Time 3	DT[1:0] / PWM_REG = 11	2.75	3.34	4.05	μs
REG <sub>zd</sub>	Zero Duty Value of DUTY_REG and IP_REG		0x00		0x07	
f <sub>PWM_20K</sub>	PWM Frequency 20 kHz	R_CLK = 12 kΩ	18.5	20.0	21.5	kHz
I <sub>SOURCE_OPO</sub>	Current Source Capability of OPO Pin	IP = 5 V, IN = 0 V, OPO = 0 V	4.0	5.0	6.0	mA
I <sub>SINK_OPO</sub>	Current Sink Capability of OPO Pin	IP = 0 V, IN = 5 V, OPO = 5 V	-4.0	-5.0	-6.0	mA
Av <sub>ERR</sub>	Gain of Torque Error Amplifier			60		dB
GBW <sub>ERR</sub>	Unit-Gain Bandwidth of Torque Error Amplifier			10		MHz

### **Electrical Characteristics** (Continued)

 $V_{PP}$  = 12 V and  $T_A$  = 25°C unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Sine Wave P	WM Generator		•	•	•	
$V_{SIN\_ENA}$	Sine Wave Enable Threshold of DUTY Pin			0.75		V
V <sub>SIN_DIS</sub>	Sine Wave Disable Threshold of DUTY Pin			0.65		V
t <sub>SIN_ENA</sub>	Sine Wave Enable Debounce Time			1		ms
t <sub>SIN_DIS</sub>	Sine Wave Disable Debounce Time			100		ms
Over-Current	Protections Section					
V <sub>OCP_SH</sub>	Short-Circuit Current Protection Threshold Voltage			2.5		V
V <sub>OCP_CYC</sub>	Cycle-by-Cycle Current Protection Threshold Voltage			1.5		V
V <sub>OCP_OL</sub>	Overload Current Protection Threshold Voltage			1.4		V
$V_{OC\_TMR}$	OC_TMR Threshold Voltage			2.5		V
I <sub>TMR_CHG</sub>	OC_TMR Charge Current	OC_TMR = 0 V	30	40	50	μA
I <sub>TMR_DIS</sub>	OC_TMR Discharge Current	OC_TMR = 5 V	5	10	15	μA
I <sub>BIAS_I_IN</sub>	Bias Current of I_IN	$R_{I\_IN} = 10 \text{ k}\Omega$	40	50	60	μA
I <sub>O_I_FB</sub>	I_FB Output Current			0.5		mA
$G_I\_FB$	I_FB Output Gain			8		
Over/Under-\	/oltage Protections (OVP/UVP) Section	1		•	•	
$V_{OV\_VPP}$	System OVP Threshold Voltage			18		V
V <sub>OV_VPP_RLS</sub>	System OVP Release Voltage			17		V
t <sub>OV_VPP</sub>	System OVP Debounce Time			100		μs
$V_{UV\_VPP}$	System UVP Threshold Voltage		7.5	8.0	8.5	V
V <sub>UV_VPP_RLS</sub>	System UVP Release Voltage		8.5	9.0	9.5	V
$V_{UV\_VOUT}$	V <sub>OUT</sub> UVP Threshold Voltage		/	4		V
V <sub>UV_VOUT_RLS</sub>	V <sub>OUT</sub> UVP Release Voltage		7	4.5	7	V
V <sub>OV_MOTOR</sub>	Motor Drive Voltage OVP Threshold Voltage		4.3	4.5	4.8	V
V <sub>RL_MOTOR</sub>	Motor Drive Voltage OVP Release Voltage			4.0		V
Over-Temper	rature Protection (OTP) Section		•			
$V_{RT}$	OTP Threshold Voltage		0.9	1.0	1.1	V
$V_{RT\_RLS}$	OTP Release Voltage		1.15	1.20	1.25	V
I <sub>RT</sub>	RT Pin Source Current	ja ja	40	50	60	μA
	hort Protection Section		1			
V <sub>SHORT</sub>	Pins Short Protection Level	R_CLK Pin		0.2		V
V <sub>OPEN</sub>	Pins Open Protection Level	R_CLK and RT Pins	4.6	4.8	5.2	V

### **Typical Performance Characteristics**



2.95 2.90 2.85 **9** 2.80 2.75 2.70 2.65 2.60 -30 -40 -15 25 50 75 100 125 Temperature (°C)

Figure 6. PWM Frequency 20 kHz (f<sub>PWM\_20K</sub>) vs. Temperature




Figure 7. PWM Dead Time 2 µs (t<sub>DEAD0</sub>) vs. Temperature




Figure 8. OPO Current Source (I<sub>SOURCE\_OPO</sub>) vs. Temperature




Figure 9. OPO Current Sink (I<sub>SINK\_OPO</sub>) vs. Temperature





Figure 10. I\_IN Bias Current (I<sub>BIAS\_I\_IN</sub>) vs. Temperature

Figure 11. RT Current Source (I<sub>RT</sub>) vs. Temperature

### **Typical Performance Characteristics** (Continued)



4.54 4.53 4.52 €<sub>4.51</sub> 4.50 30 4.49 4.47 -40 -30 -15 25 50 75 85 100 125 Temperature (°C)

Figure 12. OTP Threshold Voltage (V<sub>RT</sub>) vs. Temperature




Figure 13. Motor OVP Threshold Voltage (V<sub>OV\_MOTOR</sub>) vs. Temperature




Figure 14. PWM Full Duty Voltage (V<sub>FD</sub>) vs. Temperature




Figure 15. PWM Zero Duty Voltage (V<sub>ZD</sub>) vs. Temperature




Figure 16.  $V_{PP}$  Turn-On Threshold Voltage  $(V_{VPP\_ON})$  vs. Temperature

Figure 17.  $V_{PP}$  Turn-Off Threshold Voltage  $(V_{VPP\_OFF})$  vs. Temperature

### **Functional Description**

#### **Power Management and Regulator**

FCM8201 can be operated in a wide input voltage ( $V_{PP}$ ) range from 10 V to 15 V. The VOUT pin is the output terminal of an internal voltage regulator. The typical output voltage ranges is between 5.0 V and 5.2 V. To stabilize the  $V_{OUT}$  circuit, add an external capacitor connected closely between this terminal and the ground. If the  $V_{PP}$  voltage is lower than the 8 V threshold, FCM8201 shuts down and all the internal registers are reset.

#### **Clock Generator**

FCM8201 comes with a programmable oscillator. By determining an externally added resistor R\_CLK, the system clock can be programmed from 960 kHz to 1920 kHz. The switching frequency of the PWM signal is equal to 1/64 (divided by ÷ 64) of the system clock. Therefore, when the system clock is configured as 960 kHz, PWM is 960 kHz / 64 = 15 kHz. Similarly, if a 20 kHz PWM is intended, the system clock has to be set as 1.28 MHz.

#### **PWM Commutation**

FCM8201 supports both square-wave and sine-wave PWM for the BLDC motor control. The controller comes with the hall-sensor design used to align the rotor position of the motor. For the Square-Wave PWM Mode, the PWM output commutation (PWM-PWM and PWM-ON) is shown at Table 1 and Table 2. The Square-Wave PWM Modes can be selected by setting an internal control register through the SPI interface. The default value of PWM-PWM commutation is shown in Table 1.

**Table 1. Square Wave PWM-PWM Commutation** 

cw	Hall	Hall	U-V-W	X-Y-Z
Х	000	0	0-0-0	0-0-0
X	111	7	0-0-0	0-0-0
1	001	1	P-0-0	Pb-1-0
1	011	3	0-0-P	0-1-Pb
1	010	2	0-0-P	1-0-Pb
1	110	6	0-P-0	1-Pb-0
1	100	4	0-P-0	0-Pb-1
1	101	5	P-0-0	Pb-0-1
0	101	5	0-0-P	1-0-Pb
0	100	4	0-0-P	0-1-Pb
0	110	6	P-0-0	Pb-1-0
0	010	2	P-0-0	Pb-0-1
0	011	3	0-P-0	0-Pb-1
0	001	1	0-P-0	1-Pb-0

**Table 2. Square Wave PWM-ON Commutation** 

CW	Hall	Hall	U-V-W	X-Y-Z
Х	000	0	0-0-0	0-0-0
х	111	7	0-0-0	0-0-0
1	001	1	1-Pb-0	0-P-0
1	011	3	0-0-P	0-1-Pb
1	010	2	Pb-0-1	P-0-0
1	110	6	0-P-0	1-Pb-0
1	100	4	0-1-Pb	0-0-P
1	101	5	P-0-0	Pb-0-1
0	101	5	0-0-P	1-0-Pb
0	100	4	0-Pb-1	0-P-0
0	110	6	P-0-0	Pb-1-0
0	010	2	1-0-Pb	0-0-P
0	011	3	0-P-0	0-Pb-1
0	001	1	Pb-1-0	P-0-0

#### Note:

1. P = PWM, Pb = PWM inverse.

### **HALL Signals Input**

FCM8201 provides a 3~6 µs debounce time for each Hall signal input to reduce the glitch of the Hall signals. When the transition of the Hall signal is slow, a glitch might be produced and an error follow. Through a built-in Hall signal regulation circuit, FCM8201 minimizes the risks of glitches and related errors. This function can be enabled or disabled through a control register via the SPI interface.

The Hall signal's polarity can be configured by setting the levels of HA\_INV, HB\_INV, and HC\_INV. For example, if HA\_INV = 1, an internal Hall-a signal is the inverse of the HA pin. Otherwise, the internal Hall-a signal is the same as the signal on the HA pin.

#### **PWM Duty Cycle and Operation**

The PWM duty is proportional to the voltage levels on the OPO pin and DUTY pin. A FREE/nST pin is utilized to enable the PWM signals. When FREE/nST pin is set as logic HIGH, the PWM state is in free mode and all PWM outputs (U, V, W, X, Y, Z pins) are logic LOW. Once the FREE/nST pin goes logic LOW, the FCM8201 starts operating the PWM. FCM8201 supports various PWM operation modes to fit different application needs. The detailed description is shown in the Table 6 SPI Register Table.

#### **Sine Wave Generator**

FCM8201 includes space vector modulation (SVM) for the sine-wave PWM. An angle-detect circuit phase-locks the rotor position by using the Hall signals of the motor. The resolution is 32 steps per 60 degrees. Through the PWM operation, the motor current of each phase is sine-wave. The angle shift between phases is 120°.




Figure 18. Sine Wave Output at CW = 1




Figure 19. Sine Wave Output at CW = 0

### **Current Feedback and Protections**

The current feedback circuit provides two major functions: generating a current feedback signal for the motor control and supporting over-current protections. The I\_IN pin outputs 50  $\mu A$  current to provide a DC bias on the I\_IN terminal to prevent a negative voltage, shown in Equation (1) for the I\_FB and the I\_IN. A 0.5 V DC bias on I\_IN is recommended. The maximum average current signal is 1 V. Using these parameters, the maximum I\_FB signal swing is 0.5 V  $\sim$  4.5 V.




Figure 20. Current Feedback Flow

$$V_{I\_FB} = (V_S \times 8) + (I_{BIAS\_I\_IN} \times R_{BIAS})$$
 (1)

FCM8201 provides three different levels of over-current (OC) protections. The first level is 1.4 V, used for overload current protection with OC timer delay. If the I\_IN is higher than 1.4 V, the OC timer is triggered. The OC\_Latch is enabled once the timer exceeds its timeout limit. The second level is 1.5 V, used for the cycle-by-cycle current limit. The PWM signal is turned off immediately when the I\_IN is > 1.5 V. The third level is 2.5 V, designed for the short-circuit protection. If the I\_IN is > 2.5 V for over three PWM pulses, all PWM outputs (U, V, W, X, Y, Z pins) are turned off.

#### **Protections and Faults**

Table 3. Faults Table

Туре	State	Trigger	Release
V <sub>PP</sub> OV	Free	V <sub>PP</sub> > 18 V	
V <sub>PP</sub> UV	Free, Reset	V <sub>PP</sub> < 8 V	
V <sub>OUT</sub> UV	Free	V <sub>OUT</sub> < 4 V	MM
R <sub>T</sub>	Free	$R_T < 1.0 \text{ V}$	$R_T > 1.2 \text{ V}$
OS	Free	Open & Short	↑Run
Hall Error	Free	Hall = 000 or 111	
HOVP	Free	V <sub>SENSE</sub> > 4.5 V	
OC_Latch	Free	I_IN > 1.4 V	↑Run
Watch Dog	Free	WDT Time Out	Register
SHORT	Free	I_IN > 2.5 V	↑Run

### **Digital-to-Analog Converter**

FCM8201 has an 8-bit digital-to-analog converter (DAC) to control the DUTY and IP through the SPI interface.

### **Analog to Digital Converter**

FCM8201 has a 5-bit analog-to-digital converter (ADC) for the signal on AS, VSENSE, I\_FB, and RT pins. Its voltage can be read through the SPI interface.

### I/O Optional Function

The pins 5~8 of FCM8201 are two types of I/O for both stand-alone and microcontroller (SPI mode) applications. FCM8201 uses stand-alone mode by default. The microcontroller should use pin 7 (XP) and pin 8 (XN) to complete the signal toggle procedure

shown in Figure 21. In the way, FCM8201 activates SPI operation mode. Afterwards, The pins 5~8 change to SPI function.

To return from SPI mode to stand-alone mode, the microcontroller has to complete the signal toggle procedure shown in Figure 22.

#### **SPI** Interface

The microcontroller can access FCM8201 through the SPI interface. In SPI operation mode, FCM8201 provides more motor control function than in stand-alone operation mode. *Please refer to the Table 6 and Table 7 for the details*.




Figure 21. I/O Select Timing of Entering SPI Mode




Figure 22. I/O Select Timing of Exiting SPI Mode

Table 4. Timing Specification of I/O Function Selection

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>SEL</sub>	Select-Bit Stable Time	f <sub>SYS</sub> = 1.28 MHz	12		100	μs
t <sub>TR</sub>	Select-Bit Transient Time	f <sub>SYS</sub> = 1.28 MHz	0		12	μs
t <sub>ACT</sub>	Acknowledge Bit Pull LOW Time	f <sub>SYS</sub> = 1.28 MHz		1		ms
t <sub>RES</sub>	FCM8201 Response Time	f <sub>SYS</sub> = 1.28 MHz		4		μs




Figure 23. SPI Bit Definition




Figure 24. SPI Timing Specification

Table 5. Timing Specification of SPI

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>EN_S</sub>	Setup Time of SEN	f <sub>SYS</sub> = 1.28 MHz		2	V	μs
t <sub>EN_H</sub>	Hold Time of SEN	f <sub>SYS</sub> = 1.28 MHz		2		μs
t <sub>SD_S</sub>	Setup Time of SDO/SDI	f <sub>SYS</sub> = 1.28 MHz		0		μs
t <sub>SD_H</sub>	Hold Time of SDO/SDI	f <sub>SYS</sub> = 1.28 MHz		2		μs
t <sub>CLK</sub>	Maximum Clock Rate of SPI	f <sub>SYS</sub> = 1.28 MHz	12.5			μs
t <sub>TMR_OUT</sub>	SCK Time-Out	f <sub>SYS</sub> = 1.28 MHz	90	100		ms

Table 6. SPI Register Table (Read/Write)

CNIL	KEG:	Syste	m Control F	egister	T			ı		Г				
Addr.	Name	Туре	В7	В6	B5	B4	В3	B2	B1	В0				
0x00	CNTL	W/R	TMR_CLR	OC_TMR2	OC_TMR1	OC_TMR0	IP_EA	DT_E	A CW	FREE/nS				
		Reset	0	0	0	0	0	0	1	1				
		b7	TMR_CLR	OC Timer 1 = OC tim		OC time is nor	mal function	on						
		b[6:4]		Overload Current Protection Timer Configuration $000 = OC$ timer configure by $OC\_TMR$ pin $001 = OC$ timer configure to $2^18 \div f_{SYS}$ $010 = OC$ timer configure to $2^19 \div f_{SYS}$ $011 = OC$ timer configure to $2^20 \div f_{SYS}$ $100 = OC$ timer configure to $2^21 \div f_{SYS}$ $101 = OC$ timer configure to $2^21 \div f_{SYS}$ $110 = OC$ timer configure to $2^21 \div f_{SYS}$ $110 = OC$ timer configure to $2^21 \div f_{SYS}$ $111 = OC$ timer configure to $2^21 \div f_{SYS}$ $111 = OC$ timer configure to $2^21 \div f_{SYS}$ $111 = OC$ timer configure to $2^21 \div f_{SYS}$										
		b3	IP_EA	1 = duty co	1 = duty control by IP_REG, 0 = duty control by IP pin									
		b2	DT_EA DUTY_REG Enable 1 = duty control by DUTY_REG, 0 = duty control by DUTY pin											
		b1	CW	Output Driving Current Direction 1 = CW, 0 = CCW										
		b0	FREE/nST	1 = FREE (PVVIVI outputs disable), 0 = START (PVVIVI outputs enable)										
	1		Control Reg	ister										
	Name	Туре	B7		B5 B4	В3	В		B1	В0				
0x01	PWM	W/R	PMOD		T1 DT0	SEQ_TB			EXT_SYN	LPWM				
		Reset	0		0 0	0	C		0	0				
		b7	PMOD	PWM Mode 0 = sine wav 1 = square w										
	b[5:4] DT[1:0] Soft Switching Dead Time Setting 00 = 2.5 μs, 01 = 2.0 μs, 10 = 4.0 μs, 11 = 3.5 μs													
		b3	SEQ_TBL	Square Wave Sequencer Table Select 0 = "PWM-PWM" commutation, 1 = "PWM-ON" commutation										
		b2	SYNCOFF	NCOFF Synchronous Rectifier (SR) Disable 0 = SR Enable, 1 = SR Disable										
		b1	EXT_SYN	0 = SR funct 1 = SR funct In this select	ion control by ion control by ion, the OC_T	MR[2:0] bits o	f CNTL_R		i't be set to	0, too				
		b0	LPWM	wave PWM of	this selection, the OC_TMR[2:0] bits of CNTL_REG can't be set to C_TMR pin: HIGH = SR enable, LOW = SR disable ow-Side Minimum PWM Output Enable. This function is working only ave PWM driving = Low side minimum PWM duty output disable									

ANG_	ANG_REG: Angle Shift Control Register											
Addr.	Name	Туре	В7	В6	B5	B4	В3	B2	B1	В0		
0x02	ANG	W/R	ANG_SEL	ARNG1	ARNG0	ANG4	ANG3	ANG2	ANG1	ANG0		
		Reset	0	0	0	0	0	0	0	0		
		b7	ANG_SEL	Angle Shift Control Input Select 0 = Set by AS pin, 1 = Set by ANG[4:0]								
		b[6:5]	ARNG[1:0]	1x = Work in 0.4 ~ 40 Hz Hall frequency, 24 ~ 2400 rpm at z-pole motor 1x = Work in 3.2 ~ 320 Hz Hall frequency, 192 ~ 19200 rpm at z-pole motor						tor		
		b[4:0]	ANG[4:0]									
SVM_	REG: \$	Sine W	ave Genera	tor Cont	rol Regi	ster						

Addr.	Name	Туре	B7	В6								
0x03	SVM	W/R	SIN_MAU	SIN_EA	n/a	n/a	n/a	n/a	n/a	n/a		
		Reset	0	0	0	0	0	0	0	0		
1		b7	SIN_MAU	Sine Wave Driving Force Active U 0 = Sine wave automatic active 1 = Sine wave active by SIN_EA bit and ignore AS < 0.2 V								
		b6	SIN_EA	Sine Wave Enable (This function only active on while SIN_MAU = 1) 0 = Sine wave disable, 1 = Sine wave enable								

### HALL\_REG: Hall Signals Control Register

Addr.	Name	Туре	В7	В6	B6 B5 B4 B3 B2 B1						
0x04	HALL	W/R	n/a	n/a	n/a	n/a	HREG	HC_INV	HB_INV	HA_INV	
		Reset	0	0	0	0	0	0	0	0	
		b3	HREG	Hall Signals 0 = disable,	Regulation 1 = enable	Enable				7	
		b2	HC_INV		Hall C Input Invert 0 = non-invert, 1 = invert  Hall B Input Invert 0 = non-invert, 1 = invert						
		b1	HB_INV								
		b0	HA_INV	Hall A Input 0 = non-inv	Invert ert, 1 = inver	t			/		

0x06     WDT     W/R     OSL_DIS     OTL_DIS     n/a     CRC_ON     WDT_EN     CLR       Reset     0     0     0     0     0     0       b7     OSL_DIS     Open Short (OS) Fault Latch Disable 0 = OS protect does not latch 1 = OS protect does not latch 1 = OS protect does latch and clear by FREE/nST pin rising or FREE/nST bit = 1       b6     OTL_DIS     Over Temperature Fault Latch Disable 0 = OTP protect does not latch 1 = OTP protect will latch, and clear by FREE/nST pin rising or FREE/nST bit = 1       b4     CRC_ON     SPI CRC Check Enable 0 = SPI CRC check disable 1 = SPI CRC check enable		W_TMR									
b7 OSL_DIS OSL_DIS OSL_DIS OSL_DIS OSL_DIS OPEN Short (OS) Fault Latch Disable 0 = OS protect does not latch 1 = OS protect does latch and clear by FREE/nST pin rising or FREE/nST bit = 1  Over Temperature Fault Latch Disable 0 = OTP protect does not latch 1 = OTP protect will latch, and clear by FREE/nST pin rising or FREE/nST bit = 1  SPI CRC Check Enable 0 = SPI CRC check disable	edge	0									
b7 OSL_DIS  0 = OS protect does not latch 1 = OS protect does latch and clear by FREE/nST pin rising of or FREE/nST bit = 1  OVER TEMPERATURE Fault Latch Disable 0 = OTP protect does not latch 1 = OTP protect will latch, and clear by FREE/nST pin rising of or FREE/nST bit = 1  SPI CRC Check Enable 0 = SPI CRC check disable											
b6 OTL_DIS  0 = OTP protect does not latch 1 = OTP protect will latch, and clear by FREE/nST pin rising of or FREE/nST bit = 1  SPI CRC Check Enable 0 = SPI CRC check disable	edge										
b4 CRC_ON 0 = SPI CRC check disable											
b3 WDT_EN Watch Dog Timer Enable 0 = watch dog timer disable 1 = watch dog timer enable and outputs a faulty when the cou											
	Watch Dog Timer Clear (This bit is effective only when WDT_EN=1) 1 = WDT counter reset, after counter is cleared to zero, this bit auto-resets to 0										
Watch Dog Timer Counter Select $00 = 0.25 \text{ s}$ at $f_{\text{SYS}} = 1.28 \text{ MHz}$ $01 = 0.5 \text{ s}$ at $f_{\text{SYS}} = 1.28 \text{ MHz}$ $10 = 1 \text{ s}$ at $f_{\text{SYS}} = 1.28 \text{ MHz}$ $11 = 2 \text{ s}$ at $f_{\text{SYS}} = 1.28 \text{ MHz}$		À									
DUTY_REG: Duty Control Register											
Addr. Name Type B7 B6 B5 B4 B3 B2	B1	В0									
0x08 DUTY W/R DUTY7 DUTY6 DUTY5 DUTY4 DUTY3 DUTY2	DUTY1	DUTY									
Reset 0 0 0 0 0 0	0	0									
b[7:0] DUTY[7:0] DUTY Level Configure 0 ~ 255 = 0.5 ~ 4.5 V											
IP_REG: Error Amplifier IP Pin Control Register											
Addr.         Name         Type         B7         B6         B5         B4         B3         B2	B1	В0									
	IP1	IP0									
0x09 IP W/R IP7 IP6 IP5 IP4 IP3 IP2		0									
0x09   IP   W/R   IP7   IP6   IP5   IP4   IP3   IP2   Reset   0   0   0   0   0   0	0	U									

Addr.	Name	Туре	B7	В6	B5	B4	В3	B2	B1	В0		
0x20	AS	R	n/a	n/a	n/a	AS4	AS3	AS2	AS1	AS0		
	[4:0]		AS voltage				1 1 1 2 2			1		
		SENSE Pin										
Addr.	Name	Type	В7	B6	B5	B4	В3	B2	B1	В0		
0x21	VSENSE	R	n/a	n/a	n/a	VS4	VS3	VS2	VS1	VS0		
	[4:0]		VSENSE v					702		1 .00		
		Pin Voltage				20 ) 1 0						
Addr.	Name	Type	B7	B6	B5	B4	В3	B2	B1	В0		
0x22	I_FB	R	n/a	n/a	n/a	IFB4	IFB3	IFB2	IFB1	IFB0		
		IFB[4:0]	I_FB voltag					52	51	50		
		Voltage Le				,						
Addr.	Name	Туре	В7	В6	B5	B4	В3	B2	B1	ВО		
0x23	RT	R	n/a	n/a	n/a	RT4	RT3	RT2	RT1	RT0		
b[4:0]		RT[4:0]	RT voltage = ( RT[4:0] × 0.125 ) + 0.5 V									
		II Period Co		` -	,							
Addr.	Name	Туре	В7	В6	B5	B4	В3	B2	B1	В0		
0x26	HPERH	R	HP15	HP14	HP13	HP12	HP11	HP10	HP9	HP8		
b[7:0]		HP[15:8]	5:8] Hall period count HIGH byte, bit [15:8]									
		II Period Co	ounter LOV	V Byte				- /				
Addr.	Name	Туре	В7	В6	В5	B4	В3	B2	B1	В0		
0x27	HPERL	R	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0		
b	[7:0]	HP[7:0]	Hall period	count LOV	V byte, bit [	7:0]						
STATU	S_REG: S	ystem Stati	us Registe	r					y			
Addr.	Name	Туре	В7	В6	В5	B4	В3	B2	B1	В0		
0x28	STATUS	R	ОТ	ОС	os	OV	H_ERR	DIR	WDT	SHOR		
	b7	ОТ	1 = Over-te	emperature	protection	triggered (	RT pin volta	age < V <sub>RT</sub> )				
	b6	ОС	1 = Overload current protection triggered									
	b5	os	1 = Open/S	Short prote	ction trigge	red						
	b4	OV	1 = Motor o	drive over-\	oltage pro	tection trigg	gered (VSE	NSE pin vo	Itage > V	OV_MOTOR)		
b3		H_ERR	1 = Hall sig	nals error	(HA/B/C=1	/1/1 or 0/0/	0)					
		DIR	1 = Hall signals error (HA/B/C=1/1/1 or 0/0/0)  1 = Hall direction different from that on the PWM sequencer table									
	b2	DIIX	1 = Hall direction different from that on the PWM sequencer table  1 = Watch dog time-out triggered									
	b1	WDT					<u>.                                    </u>					




Figure 25. 32-Low-Profile, Quad Flat Pack Package (LQFP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/dwg/VB/VBE32A.pdf">http://www.fairchildsemi.com/dwg/VB/VBE32A.pdf</a>.





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ AX-CAP<sup>®</sup>\* F-PFS™ FRFET® BitSiC™ Global Power Resource<sup>SI</sup> GreenBridge™ Build it Now™ CorePLUS™ Green FPS™ Green FPS™ e-Series™ CorePOWER™

Gmax™ CROSSVOLT™ CTL™ GTO™ Current Transfer Logic™ IntelliMAX™ DEUXPEED<sup>®</sup> ISOPLANAR™

Dual Cool™ Making Small Speakers Sound Louder

EcoSPARK® and Better™ EfficientMax™ MegaBuck⊺ ESBC™ MICROCOUPLER™ MicroFET"

MicroPak™ Fairchild® MicroPak2™ Fairchild Semiconductor® MillerDrive™ FACT Quiet Series™  $MotionMax^{TM}$ FACT mWSaver OptoHiT™

FAST® FastvCore™ OPTOLOGIC® FETBench™ OPTOPLANAR® FPS™

PowerTrench® PowerXS™

Programmable Active Droop™

QFĔT<sup>®</sup> OS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START

Solutions for Your Success™

SPM STEALTH™ SuperFET<sup>®</sup> SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SvncFET™

SYSTEM GENERAL® TinvBoost<sup>®</sup> TinvBuck<sup>®</sup> TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®\* uSerDes™

Svnc-Lock™

UHC® Ultra FRFET™ UniFET™ **VCX™** VisualMax™ VoltagePlus™ XS™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy, Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Definition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 166

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.