

Name: Trần Nguyễn An Lạc (Lily)

Class: ST 7119

3.2.

- Step 1:

+ The PC contains 300, the address of the first instruction.
This value is loaded into the MIP.

+ The value in location 300 (1940) is loaded into MBR and
the PC is increased.
- The value in the MIP is loaded into the IR.

- Step 2:

+ The address portion of the IR (940) is loaded into the MIP.

+ The value in location 940 is loaded into the MBR.

+ The value in the MBR is loaded into the PC.

- Step 3:

(- The value in location 307 is loaded into the MIP)
the address of the next instruction.

+ The PC contains 307, this value is loaded into the MIP.

+ The value in location 307 is loaded into the MBR and the PC
is increased (307).

+ The value in the MBR is loaded into the IR.

- Step 4:

+ The address portion of the IR is loaded into the MIP. The value of PC and the MIP.

+ The value in the location 941 is added to the PC (002 + 001 = 003).

+ The value in the MBR is loaded into the PC.

- Step 5:

Name: Điền Nguyễn Quốc Cường

address of the
+ The PC contains 302, the third instruction, this value is also
to MBR

+ The value in location 302 (2941) is loaded into the MBR
+ The value in the MBR is loaded into the PC

- Step 6

+ The address portion of the IR (941) is loaded into the MBR

+ The value in the MBR is loaded into the PC, then loaded
into the address 941

(7th)

3.3

a) First byte is code $\Rightarrow 22 \Rightarrow 20$ (hex)

\Rightarrow Maximum directly addressable memory capacity:

$2^{16} \text{ bytes} = 16 \text{ Mbytes}$

b)

1) If the microprocessor has a 32-bit local data bus, the address can be transferred at the same time and decoded in memory. However, because there is a 16-bit local data bus, we need 2 cycles to fetch 32-bit instruction.
2) The 16-bit local address bus can't accept all of the memory, so it needs to be transferred twice. There is a 16-bit local data bus, so we need two cycles to fetch 32-bit instruction.

Một trang vở tập chương 1

More From Nguyen Anh Coding

Class 2020

c)

- The program counter must be at least 20 bits
- The instruction register if contain only opcode then it has to be 8 bits long; if it contains the whole instruction, it has to be 32+bits long

3.5.

$$\text{Clock cycle: } T = \frac{1}{f} = \frac{1}{12.5 \times 10^6} = 80 \text{ ns}$$

$$\text{Bus cycle: } 4 \cdot 80 = 320 \text{ ns}$$

32-bit microprocessor with a 16-bit external data bus

$$\Rightarrow 32 - 16 = 16 \text{ (bits)} = 2 \text{ (bytes) transferred per bus cycle}$$

$$\Rightarrow \text{Transfer rate} = \frac{2 \text{ bytes}}{320 \text{ ns}} = 6.25 \times 10^6 \text{ bytes/s}$$

Doubling the frequency may mean developing a new chip manufacturing technology; doubling the external data bus means wider on-chip data bus drivers / buffers and modifications to the bus control logic. In the first case, the speed of the memory chips will also need to be doubled not to slow down the microprocessor. In the second case, the "word length" of the memory will have to double to be able to send / receive 32-bit quantities

3.14.

Since there are four memory operations dealing with read and write (except add 1 to operand), 2 wait states was added

Name: Phan Nguyễn Anis Cường

Class 5th

There are 10 cycles per instruction so the duration of the instruction increases by: $(1/10) \cdot 100\% = 10\%$

a) Take 17 cycles instead of 5 cycles \rightarrow If there are 20 cycles per instruction, the duration of the instruction increases by $(1/20) \cdot 100\% = 5\%$

7.78

$$\text{Clock cycle: } T = \frac{1}{f} = \frac{1}{10 \cdot 10^6} = 0.1 \cdot 10^{-7} \text{ (s)} = 100 \text{ (ns)}$$

Fetch opcode: 4 cycles

Fetch operand address: 3 cycles

* Extended interrupt at fetch operand

Fetch operand: 3 cycles

Add 1st operand: 3 cycles

Store operand: 3 cycles

9 cycles until it enters the interrupt cycle

So it enters interrupt processing cycle after: $9 \cdot 100 = 900 \text{ (ns)}$