

Take Home Assignment – due on 10-04-22 – CPE 487

Student Name Alex Gaskins

1. Convert the following numbers with the indicated bases to decimal:

$$\text{a) } (431)_5 = [4 \cdot 5^2] + [3 \cdot 5^1] + [1 \cdot 5^0] = \mathbf{116}$$

$$\text{b) } (198)_{12} = [1 \cdot 12^2] + [9 \cdot 12^1] + [8 \cdot 12^0] = \mathbf{260}$$

$$\text{c) } (445)_8 = [4 \cdot 8^2] + [4 \cdot 8^1] + [5 \cdot 8^0] = \mathbf{293}$$

$$\text{d) } (345)_6 = [3 \cdot 6^2] + [4 \cdot 6^1] + [5 \cdot 6^0] = \mathbf{137}$$

2. Add and multiply the following numbers without converting them to decimal:

a) Binary numbers 1011 and 101.

$$\begin{array}{r} 1011 \\ 101 \\ + \underline{} \\ \mathbf{10000} \end{array} \quad \begin{array}{l} 1+1=10; \text{ carry the } 1 \end{array}$$

b) Hexadecimal numbers 2E and 34.


$$\begin{array}{r} 2E \\ 34 \\ + \underline{} \\ \mathbf{62} \end{array} \quad \begin{array}{l} [E+4] = 0x12 \text{ carry } 1 \text{ from } 0x12 \text{ leave the } 2 \\ [2+3+1] = 0x6 \\ 6 \text{ on the left, } 2 \text{ on the right} \end{array}$$

3. Decode the following ASCII code [Translate name in ASCII code]:

01000001 = **A** 01101100 = **l** 01100101 = **e** 01111000 = **x**

01000111 = **G** 01100001 = **a** 01110011 = **s** 01101011 = **k** 01101001 = **i** 01101110 = **n** 01110011 = **s**

4. Complete the timing diagram of the following circuit by adding the timing trace for **f**:



A eor B = Z

Z | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0

C | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0

Z and C = X


X | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0

-Z | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1

X or -Z = F

F | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1


5. Construct the truth table describing the output of the following circuit.



x	y	z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


Y or Z	-X	Y	F
0	1	0	0
1	1	0	1
1	1	1	0
1	1	1	0
0	0	0	1
1	0	0	0
1	0	1	1
1	0	1	1

6. The timing diagram below is correct for a 2-input (A & B) **NOR** gate.



Input		Output
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

7. Using VHDL signal assignment statements, write a description of the circuit (called `and_or_gates`) below



Note that **C'** is same as **C**

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity and_or_gates is
Port ( c : in STD_LOGIC;
      d : in STD_LOGIC;
      b : in STD_LOGIC;
      a : in STD_LOGIC;
      cprime: in STD_LOGIC;
end and_or_gates;

architecture SignalProcess of and_or_gates is

signal sig1,sig2,sig3,sig4: std_logic;

begin

sig1 <= ( c and d );
sig2 <= ( b and cprime );
sig3 <= ( sig1 or b );
sig4 <= ( a and sig3 );
F <= ( sig2 or sig4 );

end SignalProcess;
  
```