		India	n.				
			P. Tech End S	epartment of CSE			
Sema	-4+		B. Teen End Semester	Examination – Autumn Semester 2022-2	23		
ester, 5				Branch: CSE			
Course Code: CS 3007							
Jura	tion: 3	hre	Q	Course Name: Advanced Compute PUESTION PAPER	r Architecture		
nstr	uctions	:			Max Market 100		
(1) A (2) So (3) A	nswer a cientific ny mis	all the questi c calculator sing data car	ions. Number in [] indicat is allowed in the examina n be assumed suitably.	tes marks.			
1	(a)					[2+2+6	
	(b)					[21210	
2	(b) i). Conside: an unpipelined processor. Assume that it has 1-ns clock cycle and that it uses cycles for ALU operations, 5 cycles for branches and 4 cycles for memory operations. Assume that the relative frequencies of these operations are 40%, 20% and 40% respectively. Support out pipelined and non-pipelining the processor adds 0.2 ns of overhead to the clock. Fit out pipelined and non-pipelined execution time? Ignoring any latency impact, how must be speedup in the instruction execution rate will we gain from a pipeline? ii.) Consider an Intel P4 microprocessor with a 16 Kbyte unified L1 cache. The miss rate for the cache is 3% and the hit time is 2 CCs. The processor also has an 8 Mbyte, on-chip L2 cache. 95 of the time, data requests to the L2 cache are found. If data is not found in the L2 cache, a requision made to a 4 Gbyte main memory. The time to service a memory request is 100,000 CCs. (a) With a neat diagram, explaint the latence of the content of the c				coperations. Assume spectively. Suppose of to the clock. Find impact, how much the miss rate for this chip L2 cache. 95% L2 cache, a request is 100,000 CCs. On adding main memory.	[10]	
	(b)	Stain, Capidin the classic five 4				[4,0]	
		Point out the differences between data and task parallelism with example. Discuss Flynn's Classification of architecture?				[4+6] [4+6]	
}	(a)	Explain the	he implementation C1		• •	-	
Green.		Explain the implementation of basic pipeline for MIPS with a neat diagram Showing the data path. Give all the events with associated registers on every pipe stage of the MIPS pipeline. How does cache memory many in the data are the memory many in the data are the memory many in the data.				F4.00	
	(b)	How does	s cache mon	ted registers on every pipe stage of the	MIPS pipeline.	[10]	
		mapping t	technique	ork? Explain with a diagram of set associa	ativol		
4	(0)	3371			active cache memory	[10]	
	(a)	pipeline s	sta dependence? Explain w	vith an example of			
	(b)	What is data dependence? Explain with an example & what are the hazards that can happen in When we can implement loop uppells				[3+5]	
		When we can implement loop unrolling method in order to exploit loop level parallelism? How does shared memory architecture and distributed memory architecture play a vital role in				+ 10.15	
				8 method in order to evaluit 1	d - 1	-	
		modern co	mputing paradigm?	nd distributed memory architecture	el Parallelism? How	[6+6]	
					, a vitai role in	[6+6]	
	(a)	What do yo	ou mean by page replacers		, a vital fold in	[6+6]	
		What do yo	ou mean by page replacem	ent algorithm? How does it help in syst	tems performance?		
	(a) (b)	What do your Consider at 3, 8, 2, 3,	ou mean by page replacem main memory with five-p.	ment algorithm? How does it help in systage frames and the following sequence of a Find out page fault ratios of FIFQ, accement policies is better and why?	tems performance?	[6+6] [2+4] [6+6+2	

All The Best