libcin

Generated by Doxygen 1.8.13

# **Contents**

1	Fast	CCD C	ommunica	ation Library (libcin)	1
2	Mod	lule Inde	ex		3
	2.1	Module	es		3
3	Clas	s Index			5
	3.1	Class	List		5
4	File	Index			7
	4.1	File Lis	st		7
5	Mod	lule Dod	cumentati	on	9
	5.1	Cin Co	ontrol Initia	alization Routines	9
		5.1.1	Detailed	Description	9
		5.1.2	Function	Documentation	9
			5.1.2.1	cin_ctl_destroy()	9
			5.1.2.2	cin_ctl_init()	10
	5.2	Cin Co	ontrol Read	d/Rwite Routines	11
		5.2.1	Detailed	Description	11
		5.2.2	Function	Documentation	11
			5.2.2.1	cin_ctl_read()	11
			5.2.2.2	cin_ctl_stream_write()	11
			5.2.2.3	cin_ctl_write()	12
			5.2.2.4	cin_ctl_write_with_readback()	12
	<b>5</b> 2	CIN E	rmwara Lli	plead Poutines	1.1

ii CONTENTS

		5.3.1	Detailed	Description	 14
	5.4	CIN FO	CLK Config	guration Routines	 15
		5.4.1	Detailed	Description	 15
	5.5	CIN St	atus Routi	nes	 16
		5.5.1	Detailed	Description	 16
	5.6	CIN Co	ontrol Bias	Routines	 17
		5.6.1	Detailed	Description	 17
	5.7	CIN CO	Ontrol Timi	ing Routines	 18
		5.7.1	Detailed	Description	 18
	5.8	CIN Da	ata Initializa	ation Routines	 19
		5.8.1	Detailed	Description	 19
		5.8.2	Function	Documentation	 19
			5.8.2.1	cin_data_init()	 19
			5.8.2.2	cin_data_stop_threads()	 20
	5.9	CIN Da	ata Frames	store Functions	 21
		5.9.1	Detailed	Description	 21
		5.9.2	Function	Documentation	 21
			5.9.2.1	cin_data_framestore_disable()	 21
			5.9.2.2	cin_data_framestore_skip()	 21
			5.9.2.3	cin_data_framestore_trigger()	 22
			5.9.2.5	om_data_namostoro_triggor()	
			5.9.2.4	cin_data_framestore_trigger_enable()	22
6	Clas	s Docu	5.9.2.4	cin_data_framestore_trigger_enable()	 22
6	<b>Clas</b> : 6.1		5.9.2.4 5.9.2.5 mentation	cin_data_framestore_trigger_enable()	 22 22
6		cin_ctl	5.9.2.4 5.9.2.5 mentation Struct Ref	cin_data_framestore_trigger_enable()	 22 22 <b>25</b>
6	6.1	cin_ctl	5.9.2.4 5.9.2.5 mentation Struct Ref	cin_data_framestore_trigger_enable()	 22 22 <b>25</b> 25
6	6.1 6.2	cin_ctl cin_ctl_ cin_ctl_	5.9.2.4 5.9.2.5  mentation Struct Ref _config Str _id Struct I	cin_data_framestore_trigger_enable()	 22 22 <b>25</b> 25 25
6	<ul><li>6.1</li><li>6.2</li><li>6.3</li></ul>	cin_ctl cin_ctl_ cin_ctl_	5.9.2.4 5.9.2.5 mentation Struct Ref _config Str _id Struct I _listener S	cin_data_framestore_trigger_enable()	 22 25 25 25 26
6	<ul><li>6.1</li><li>6.2</li><li>6.3</li><li>6.4</li></ul>	cin_ctl cin_ctl_ cin_ctl_ cin_ctl_	5.9.2.4 5.9.2.5  mentation Struct Ref _config Str _id Struct I _listener S _pwr_mon	cin_data_framestore_trigger_enable()	 22 22 25 25 25 26 26
6	<ul><li>6.1</li><li>6.2</li><li>6.3</li><li>6.4</li><li>6.5</li></ul>	cin_ctl cin_ctl_ cin_ctl_ cin_ctl_ cin_ctl_	5.9.2.4 5.9.2.5  mentation Struct Ref _config Str _id Struct I _listener S _pwr_mon _pwr_val S	cin_data_framestore_trigger_enable()	22 22 25 25 25 26 26 26
6	6.1 6.2 6.3 6.4 6.5 6.6	cin_ctl cin_ctl_ cin_ctl_ cin_ctl_ cin_ctl_ cin_ctl_ cin_da	5.9.2.4 5.9.2.5  mentation Struct Ref _config Str _id Struct I _listener S _pwr_mon _pwr_val S ta Struct R	cin_data_framestore_trigger_enable() cin_data_get_framestore_counter()  ference ruct Reference Reference ctruct Reference	22 22 25 25 26 26 26 27
6	6.1 6.2 6.3 6.4 6.5 6.6 6.7	cin_ctl cin_ctl_ cin_ctl_ cin_ctl_ cin_ctl_ cin_ctd_ cin_da	5.9.2.4 5.9.2.5  mentation Struct Ref _config Str _id Struct I _listener S _pwr_mon _pwr_val S ta Struct R ta_callback	cin_data_framestore_trigger_enable() cin_data_get_framestore_counter()  ference ruct Reference Reference Struct Reference Struct Reference Struct Reference Struct Reference Struct Reference	22 22 25 25 26 26 26 27 27
6	6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9	cin_ctl cin_ctl_ cin_ctl_ cin_ctl_ cin_ctl_ cin_da cin_da	5.9.2.4 5.9.2.5  mentation Struct Ref _config Str _id Struct F _listener S _pwr_mon _pwr_val S ta Struct R ta_callback ta_frame S	cin_data_framestore_trigger_enable() cin_data_get_framestore_counter()  ference ruct Reference Reference Struct Reference Lt Struct Reference Struct Reference Struct Reference Struct Reference Struct Reference Struct Reference Reference	22 22 25 25 26 26 26 27 27
6	6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10	cin_ctl cin_ctl_ cin_ctl_ cin_ctl_ cin_ctl_ cin_da cin_da cin_da	5.9.2.4 5.9.2.5  mentation Struct Ref _config Str _id Struct I _listener S _pwr_mon _pwr_val S ta Struct R ta_callback ta_frame S ta_packet	cin_data_framestore_trigger_enable() cin_data_get_framestore_counter()  ference ruct Reference Reference Struct Reference	22 22 25 25 26 26 26 27 27 27 28
6	6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10 6.11	cin_ctl cin_ctl_ cin_ctl_ cin_ctl_ cin_ctl_ cin_da cin_da cin_da cin_da	5.9.2.4 5.9.2.5  mentation Struct Ref _config Str _id Struct I _listener S _pwr_mon _pwr_val S ta Struct R ta_callback ta_frame S ta_packet ta_proc St	cin_data_framestore_trigger_enable() cin_data_get_framestore_counter()  ference ruct Reference Reference Struct Reference Struct Reference Reference Struct Reference	22 25 25 26 26 27 27 27 28 28
6	6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10 6.11 6.12	cin_ctl cin_ctl_ cin_ctl_ cin_ctl_ cin_ctl_ cin_da cin_da cin_da cin_da cin_da	5.9.2.4 5.9.2.5  mentation Struct Ref _config Str _id Struct If _listener S _pwr_mon _pwr_val S ta Struct R ta_callback ta_frame S ta_packet ta_proc St ta_stats St	cin_data_framestore_trigger_enable() cin_data_get_framestore_counter()  ference ruct Reference Struct Reference	22 22 25 25 26 26 26 27 27 27 28 28 28
6	6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10 6.11 6.12 6.13	cin_ctl cin_ctl_ cin_ctl_ cin_ctl_ cin_ctl_ cin_da cin_da cin_da cin_da cin_da cin_da	5.9.2.4 5.9.2.5  mentation Struct Ref _config Str _id Struct I _listener S _pwr_mon _pwr_val S ta Struct R ta_callbacl ta_frame S ta_packet ta_proc St ta_stats Si ta_threads	cin_data_framestore_trigger_enable() cin_data_get_framestore_counter()  ference ruct Reference Reference Struct Reference Struct Reference Struct Reference Struct Reference Struct Reference Struct Reference Reference Reference Struct Reference	22 22 25 25 26 26 27 27 27 28 28 28 29
6	6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10 6.11 6.12 6.13 6.14	cin_ctl cin_ctl_ cin_ctl_ cin_ctl_ cin_ctl_ cin_da cin_da cin_da cin_da cin_da cin_da cin_da cin_da	5.9.2.4 5.9.2.5  mentation Struct Ref _config Str _id Struct I _listener S _pwr_mon _pwr_val S ta Struct R ta_callback ta_frame S ta_packet ta_proc St ta_stats Si ta_threads ap_t Struct	cin_data_framestore_trigger_enable() cin_data_get_framestore_counter()  ference ruct Reference Reference Struct Reference Struct Reference Struct Reference Struct Reference Reference Reference Struct Reference Reference Reference Struct Reference	22 22 25 25 26 26 27 27 27 28 28 28 29 29
6	6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10 6.11 6.12 6.13 6.14 6.15	cin_ctl cin_ctl_ cin_ctl_ cin_ctl_ cin_ctl_ cin_da cin_da cin_da cin_da cin_da cin_da cin_da cin_da cin_da	5.9.2.4 5.9.2.5  mentation Struct Ref _config Str _id Struct If _listener S _pwr_mon _pwr_val S ta Struct R ta_callback ta_frame S ta_proc St ta_stats St ta_threads ap_t Struct rt Struct R	cin_data_framestore_trigger_enable() cin_data_get_framestore_counter()  ference ruct Reference Reference Struct Reference Struct Reference Struct Reference Struct Reference Struct Reference Struct Reference this Struct Reference Struct Reference Struct Reference Struct Reference Struct Reference truct Reference	22 22 25 25 26 26 27 27 27 28 28 28 29 29

CONTENTS

7	File	Docum	entation	31
	7.1	src/cin.	h File Reference	31
		7.1.1	Detailed Description	36
		7.1.2	LICENSE	36
		7.1.3	DESCRIPTION	36
	7.2	src/cin_	_register_map.h File Reference	37
		7.2.1	Detailed Description	41
		7.2.2	LICENSE	42
		7.2.3	DESCRIPTION	42
Ind	ex			43

# **Chapter 1**

# **FastCCD Communication Library (libcin)**

#### Introduction

This library, based in C is designed to control the FastCCD detector from Lawrence Berkeley National Laboratory. It controls both camera control functions and data acquisition (frame acquisition). It is separated into two distinct parts, the control part <code>,cin\_ctl</code>, and the data (image) part named <code>cin\_data</code>. It was written in part for use with areaDetector.

# **Prerequisites**

The library relies on the following:

- libbsd (Used for string manipulation)
- libconfig (Used for nice config files)
- libpthread (Used for threading)
- librt (Used for time functions)

#### Installation

Installation of the library is like most unix based source packages:

<sup>./</sup>make ./make doc ./make test

<sup>./</sup>make install

# **TCP/IP Stack Tuning**

In order for the CIN data to operate efficiently, the 10G interface on the host computer needs to be tuned. This needs to be done by adding the following to the file /etc/sysctl.conf.

```
# Increase the maximum buffer that user programs can request
# 2147483647 = 2048 Mb
net.core.rmem_max=2147483647
net.core.wmem_max=2147483647
# Set a default value 10 times bigger
net.core.rmem_default=1000000
net.core.wmem_default=1000000
# increase the length of the processor input queue
net.core.netdev_max_backlog = 250000
# recommended for hosts with jumbo frames enabled
net.ipv4.tcp_mtu_probing=1
```

These can be reread by the system without rebooting by entering the command:

```
$sudo sysctl --system
```

#### Versioning

For the versions available, see the tags on this repository.

#### **Authors**

• Stuart B. Wilkins - stuwilkins

See also the list of contributors who participated in this project.

#### License

This project is licensed under the BSD License - see the LICENSE file for details

#### **Acknowledgments**

A huge thanks to Peter Dennes, John Joseph and the detector team at LBNL and the team at Sydor Instruments.

# Chapter 2

# **Module Index**

# 2.1 Modules

# Here is a list of all modules:

Cin Control Initialization Routines
Cin Control Read/Rwite Routines
CIN Firmware Upload Routines
CIN FCLK Configuration Routines
CIN Status Routines
CIN Control Bias Routines
CIN COntrol Timing Routines
CIN Data Initialization Routines
CIN Data Framestore Functions

4 Module Index

# **Chapter 3**

# **Class Index**

# 3.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

cin_ctl	
cin_ctl_config	
cin_ctl_id	
cin_ctl_listener	
cin_ctl_pwr_mon_t	
cin_ctl_pwr_val	
cin_data	
cin_data_callbacks	
cin_data_frame	
cin_data_packet	
cin_data_proc	
cin_data_stats	
cin_data_threads	
cin_map_t	
cin_port	
descramble_map_t	
fifo	30

6 Class Index

# **Chapter 4**

# File Index

# 4.1 File List

Here is a list of all documented files with brief descriptions:

src/cin.h								 				 								31
src/cin_register_map.h								 				 					 			37
src/cinregisters.h								 				 					 			??
src/common.h								 				 								??
src/config.h								 				 								??
src/control.h								 				 								??
src/data.h								 				 					 			??
src/descramble.h								 				 								??
src/descramble_map.h								 				 								??
src/fifo.h								 				 								??
src/report.h								 				 					 			??

8 File Index

# **Chapter 5**

# **Module Documentation**

# 5.1 Cin Control Initialization Routines

## **Functions**

- int cin\_ctl\_init (cin\_ctl\_t \*cin, const char \*ipaddr, const char \*bind\_addr, uint16\_t oport, uint16\_t iport, uint16\_t soport, uint16\_t siport)
- int cin\_ctl\_destroy (cin\_ctl\_t \*cin)

## 5.1.1 Detailed Description

#### 5.1.2 Function Documentation

#### 5.1.2.1 cin\_ctl\_destroy()

Destroy (close) the cin control library

Close connections, free memory and exit library

# **Parameters**

```
cin handle to cin library
```

#### Returns

Returns 0 on sucsess non-zero if error

## 5.1.2.2 cin\_ctl\_init()

## Initialize the cin control library

Initialize the control structures and communications with the CIN via the control interface. This function opens the UDP ports and starts a listening thread to recieve packets from the CIN.

#### **Parameters**

cin	handle to cin library
ipaddr	ip address of CIN base address
bind_addr	ip address to bind to
oport	output udp port of cin
iport	input udp port of cin
soport	stream output udp port of cin
siport	stream input udp port of cin

#### Returns

Returns 0 on sucsess non-zero if error

## 5.2 Cin Control Read/Rwite Routines

## **Functions**

```
• int cin_ctl_read (cin_ctl_t *cin, uint16_t reg, uint16_t *val, int wait)
```

- int cin\_ctl\_write (cin\_ctl\_t \*cin, uint16\_t reg, uint16\_t val, int wait)
- int cin\_ctl\_stream\_write (cin\_ctl\_t \*cin, unsigned char \*val, int size)
- int cin\_ctl\_write\_with\_readback (cin\_ctl\_t \*cin, uint16\_t reg, uint16\_t val)
- int cin\_ctl\_pwr (cin\_ctl\_t \*cin, int pwr)
- int cin ctl fp pwr (cin ctl t \*cin, int pwr)
- int cin\_ctl\_fo\_test\_pattern (cin\_ctl\_t \*cin, int on\_off)

## 5.2.1 Detailed Description

#### 5.2.2 Function Documentation

# 5.2.2.1 cin\_ctl\_read()

#### Read register from CIN

# Parameters

cin	handle to cin library
reg	register to read
val	variable to read value of register to
wait	if non-zero, wait a predefined time before read command (for i2c)

#### Returns

Returns 0 on sucsess non-zero if error

### 5.2.2.2 cin\_ctl\_stream\_write()

#### Write stream data to CIN

#### **Parameters**

cin	handle to cin library
val	array of values to write
size	size of array pointed to by val

Write stream data to cin in form of 16 bit array.

#### Returns

Returns 0 on sucsess non-zero if error

#### 5.2.2.3 cin\_ctl\_write()

Write register to CIN

#### **Parameters**

cin	handle to cin library
reg	register to write to
val	value to write to register
wait	if non-zero

Write register value to CIN. If wait is non-zero then wait a sleep time of i CIN\_CTL\_WRITE\_SLEEP before releasing the mutex to add flow control to the cin.

#### Returns

Returns 0 on sucsess non-zero if error

# 5.2.2.4 cin\_ctl\_write\_with\_readback()

Write register to CIN with readback verification

#### **Parameters**

cin	handle to cin library
reg	register to write to
val	value to write to register

Write register value to CIN. Follow write with read of register and compare value. CIN\_CTL\_WRITE\_SLEEP before releasing the mutex to add flow control to the cin.

#### Returns

Returns 0 on sucsess non-zero if error

# 5.3 CIN Firmware Upload Routines

## **Functions**

- int cin\_ctl\_load\_config (cin\_ctl\_t \*cin, char \*filename)
- int cin\_ctl\_load\_firmware (cin\_ctl\_t \*cin)
- int cin\_ctl\_load\_firmware\_file (cin\_ctl\_t \*cin, char \*filename)
- int cin\_ctl\_load\_firmware\_data (cin\_ctl\_t \*cin, unsigned char \*data, int data\_len)

# 5.3.1 Detailed Description

Firmware upload routines

# 5.4 CIN FCLK Configuration Routines

## **Functions**

- int cin\_ctl\_get\_fclk (cin\_ctl\_t \*cin, int \*clkfreq)
- int cin\_ctl\_set\_fclk (cin\_ctl\_t \*cin, int clkfreq)
- int cin\_ctl\_set\_fclk\_regs (cin\_ctl\_t \*cin, int clkfreq)

# 5.4.1 Detailed Description

Firmware upload routines

# 5.5 CIN Status Routines

## **Functions**

- int cin\_ctl\_get\_cfg\_fpga\_status (cin\_ctl\_t \*cin, uint16\_t \*\_val)
- int cin\_ctl\_get\_id (cin\_ctl\_t \*cin, cin\_ctl\_id\_t \*\_val)
- int cin\_ctl\_get\_dcm\_status (cin\_ctl\_t \*cin, uint16\_t \*\_val)
- int cin\_ctl\_get\_power\_status (cin\_ctl\_t \*cin, int full, int \*pwr, cin\_ctl\_pwr\_mon\_t \*values)

# 5.5.1 Detailed Description

Status Routines

# 5.6 CIN Control Bias Routines

## **Functions**

- int cin\_ctl\_set\_bias (cin\_ctl\_t \*cin, int val)
- int cin\_ctl\_get\_bias (cin\_ctl\_t \*cin, int \*val)
- int cin\_ctl\_set\_bias\_regs (cin\_ctl\_t \*cin, uint16\_t \*vals, int verify)
- int cin\_ctl\_get\_bias\_regs (cin\_ctl\_t \*cin, uint16\_t \*vals)
- int cin\_ctl\_set\_bias\_voltages (cin\_ctl\_t \*cin, float \*voltage, int verify)
- int cin\_ctl\_get\_bias\_voltages (cin\_ctl\_t \*cin, float \*voltage)

# 5.6.1 Detailed Description

Initialization group

# 5.7 CIN COntrol Timing Routines

# **Functions**

- int cin\_ctl\_set\_timing\_regs (cin\_ctl\_t \*cin, uint16\_t \*vals, int vals\_len)
- int cin\_ctl\_get\_timing\_regs (cin\_ctl\_t \*cin, uint16\_t \*vals)

# 5.7.1 Detailed Description

Timing setup group

## 5.8 CIN Data Initialization Routines

#### **Functions**

- int cin\_data\_init (cin\_data\_t \*cin, int packet\_buffer\_len, int frame\_buffer\_len, char \*ipaddr, uint16\_t port, char \*cin\_ipaddr, uint16\_t cin\_port, int rcvbuf, cin\_data\_callback push\_callback, cin\_data\_callback pop\_callback, void \*usr\_ptr)
- void cin\_data\_stop\_threads (cin\_data\_t \*cin)

#### 5.8.1 Detailed Description

Initialization group

#### 5.8.2 Function Documentation

#### 5.8.2.1 cin\_data\_init()

#### Initialize the cin data library

Initialize the data handeling routines and start the threads for listening.

### **Parameters**

cin	Handle to cin data library
packet_buffer_len	Length of packet buffer fifo (in units number of packets)
frame_buffer_len	Length of frame (assembler) buffer fifo (in units of number of frames)
ipaddr	IP-Address to bind to (if NULL binds to 0.0.0.0)
port	UDP Port of host
cin_ipaddr	IP-Address of cin (if NULL defaults to standard)
cin_port	UDP Port of CIN
rcvbuf	TCP/IP Kernel recieve buffer size
push_callback	This function is called when a data structure is needed
pop_callback	This function is called when an image has been processed
usr_ptr	Pointer passed to callback functions

## 5.8.2.2 cin\_data\_stop\_threads()

Stop all threads and wait

Stop all the processing threads and join them to the main thread. This function blocks until all threads have joined the main thread (program). This should be called to clean up the library before the program is exited

## **Parameters**

cin Handle to cin data library

## 5.9 CIN Data Framestore Functions

#### **Functions**

- void cin\_data\_framestore\_trigger (cin\_data\_t \*cin, int count)
- void cin\_data\_framestore\_skip (cin\_data\_t \*cin, int count)
- int cin\_data\_get\_framestore\_counter (cin\_data\_t \*cin)
- void cin\_data\_framestore\_disable (cin\_data\_t \*cin)
- void cin\_data\_framestore\_trigger\_enable (cin\_data\_t \*cin)

## 5.9.1 Detailed Description

Framestore Group

#### 5.9.2 Function Documentation

## 5.9.2.1 cin\_data\_framestore\_disable()

#### Disable the framestore modes

This function disables the framestore modes (software trigger and skip). If the camera is hardware triggering then the images will start to be processed.

#### **Parameters**

```
cin | Handle to the cin library
```

#### 5.9.2.2 cin\_data\_framestore\_skip()

#### Enable framestore skip mode

Enable the framestore skip mode. This function should be called before hardware triggering the camera. This causes the data processing to skip

#### **Parameters**

count	frames from the first images to be read. This is usually done to stop the first few frames from being over exposed.	
cin	handle to the cin_data library	

#### 5.9.2.3 cin\_data\_framestore\_trigger()

# Send a framestore (software) trigger

Send a software trigger to the CIN by timestamping the request time and allow images to be processed when recieved after this time. The count option sets the number of frames to trigger. A value of -1 indicated that the trigger should not count images but run indefinately after the trigger has occured.

#### **Parameters**

cin	handle to the cin_data library
count	number of frames to trigger

#### 5.9.2.4 cin\_data\_framestore\_trigger\_enable()

# Enable the framestore trigger mode

This function enables the framestore trigger mode. It cases the images to not be processed pending a call to the function to (software) trigger the camera.

#### **Parameters**

```
cin Handle to the cin library
```

#### 5.9.2.5 cin\_data\_get\_framestore\_counter()

Get the value of the framestore counter

Return the number of frames in the framestore counter. In trigger mode, this returns the number of frames to go. In skip mode, this returns the number of frames that have to be skipped.

#### **Parameters**

cin handle to the cin\_data library

#### Returns

Number of frames to go in trigger

# **Chapter 6**

# **Class Documentation**

# 6.1 cin\_ctl Struct Reference

#### **Public Attributes**

- cin\_port\_t ctl\_port
- cin\_port\_t stream\_port
- cin\_ctl\_config\_t config
- cin\_ctl\_listener\_t \* listener
- pthread\_mutex\_t access
- pthread\_mutexattr\_t access\_attr

The documentation for this struct was generated from the following file:

• src/cin.h

# 6.2 cin\_ctl\_config Struct Reference

#### **Public Attributes**

- char name [CIN\_CONFIG\_MAX\_STRING]
- char firmware\_filename [CIN\_CONFIG\_MAX\_STRING]
- int overscan
- int columns
- int fclk
- uint16\_t timing [CIN\_CONFIG\_MAX\_DATA][2]
- int timing\_len
- uint16\_t fcric [CIN\_CONFIG\_MAX\_DATA][2]
- int fcric\_len
- uint16\_t bias [CIN\_CONFIG\_MAX\_DATA][2]
- int bias len

The documentation for this struct was generated from the following file:

26 Class Documentation

# 6.3 cin\_ctl\_id Struct Reference

#### **Public Attributes**

- uint16\_t base\_board\_id
- · uint16 t base serial no
- uint16\_t base\_fpga\_ver
- uint16\_t fabric\_board\_id
- uint16\_t fabric\_serial\_no
- uint16\_t fabric\_fpga\_ver

The documentation for this struct was generated from the following file:

• src/cin.h

# 6.4 cin\_ctl\_listener Struct Reference

#### **Public Attributes**

- struct cin\_port \* cp
- fifo ctl\_fifo
- · pthread t thread id
- · pthread\_barrier\_t barrier

The documentation for this struct was generated from the following file:

• src/cin.h

# 6.5 cin\_ctl\_pwr\_mon\_t Struct Reference

#### **Public Attributes**

- · cin\_ctl\_pwr\_val\_t bus\_12v0
- cin\_ctl\_pwr\_val\_t mgmt\_3v3
- cin\_ctl\_pwr\_val\_t mgmt\_2v5
- cin\_ctl\_pwr\_val\_t mgmt\_1v2
- cin\_ctl\_pwr\_val\_t enet\_1v0
- cin\_ctl\_pwr\_val\_t s3e\_3v3
- cin\_ctl\_pwr\_val\_t gen\_3v3cin\_ctl\_pwr\_val\_t gen\_2v5
- cin\_ctl\_pwr\_val\_t v6\_0v9
- cin\_ctl\_pwr\_val\_t v6\_1v0
- cin\_ctl\_pwr\_val\_t v6\_2v5
- cin\_ctl\_pwr\_val\_t fp

The documentation for this struct was generated from the following file:

# 6.6 cin\_ctl\_pwr\_val Struct Reference

#### **Public Attributes**

- double i
- double v

The documentation for this struct was generated from the following file:

src/cin.h

# 6.7 cin data Struct Reference

#### **Public Attributes**

- fifo \* packet fifo
- fifo \* frame fifo
- · fifo \* image\_fifo
- cin\_data\_threads\_t listen\_thread
- cin data threads t assembler\_thread
- cin\_data\_threads\_t descramble\_thread
- pthread mutex t listen mutex
- pthread mutex tassembler mutex
- pthread\_mutex\_t descramble\_mutex
- pthread\_mutex\_t stats\_mutex
- pthread\_mutex\_t framestore\_mutex
- cin\_data\_callbacks\_t callbacks
- cin\_port\_t dp
- · struct timespec framerate
- unsigned long int dropped\_packets
- unsigned long int mallformed\_packets
- · uint16 t last frame
- descramble\_map\_t map
- int framestore\_mode
- struct timespec framestore\_trigger
- int framestore\_counter

The documentation for this struct was generated from the following file:

• src/cin.h

# 6.8 cin\_data\_callbacks Struct Reference

#### **Public Attributes**

- void \*(\* push )(cin\_data\_frame\_t \*)
- void \*(\* pop )(cin\_data\_frame\_t \*)
- cin\_data\_frame\_t \* frame

The documentation for this struct was generated from the following file:

28 Class Documentation

# 6.9 cin\_data\_frame Struct Reference

#### **Public Attributes**

- uint16\_t \* data
- uint16\_t number
- struct timespec timestamp
- int size x
- · int size\_y
- void \* usr\_ptr

The documentation for this struct was generated from the following file:

• src/cin.h

# 6.10 cin\_data\_packet Struct Reference

#### **Public Attributes**

- unsigned char \* data
- int size
- · struct timespec timestamp

The documentation for this struct was generated from the following file:

· src/data.h

# 6.11 cin\_data\_proc Struct Reference

#### **Public Attributes**

- void \*(\* input\_get )(void \*, int)
- void \*(\* input\_put )(void \*, int)
- void \* input\_args
- int reader
- void \*(\* output\_put )(void \*)
- void \*(\* output\_get )(void \*)
- void \* output args
- cin\_data\_t \* parent

The documentation for this struct was generated from the following file:

• src/data.h

# 6.12 cin\_data\_stats Struct Reference

#### **Public Attributes**

- int last\_frame
- · double framerate
- · double datarate
- double packet\_percent\_full
- · double frame percent full
- double image\_percent\_full
- long int packet\_overruns
- long int frame\_overruns
- long int image\_overruns
- long int packet\_used
- long int frame\_used
- · long int image\_used
- long int dropped\_packets
- · long int mallformed\_packets

The documentation for this struct was generated from the following file:

• src/cin.h

# 6.13 cin\_data\_threads Struct Reference

#### **Public Attributes**

- pthread\_t thread\_id
- · int started

The documentation for this struct was generated from the following file:

• src/cin.h

# 6.14 cin\_map\_t Struct Reference

#### **Public Attributes**

- char \* name
- uint16\_t reg

The documentation for this struct was generated from the following file:

src/cinregisters.h

30 Class Documentation

# 6.15 cin\_port Struct Reference

#### **Public Attributes**

- · char \* srvaddr
- · char \* cliaddr
- · uint16 t srvport
- uint16\_t cliport
- · int sockfd
- · struct timeval tv
- struct sockaddr\_in sin\_srv
- · struct sockaddr in sin cli
- socklen t slen
- · int rcvbuf
- · int rcvbuf rb

The documentation for this struct was generated from the following file:

• src/cin.h

# 6.16 descramble\_map\_t Struct Reference

#### **Public Attributes**

- uint32\_t \* map
- int size\_x
- · int size\_y
- int overscan
- int rows

The documentation for this struct was generated from the following file:

• src/cin.h

# 6.17 fifo Struct Reference

# **Public Attributes**

- void \* data
- void \* head
- void \* tail [FIFO\_MAX\_READERS]
- void \* end
- · int readers
- long int size
- int elem\_size
- int full
- · long int overruns
- pthread\_mutex\_t mutex
- pthread\_cond\_t signal

The documentation for this struct was generated from the following file:

# **Chapter 7**

# **File Documentation**

## 7.1 src/cin.h File Reference

```
#include <stdint.h>
#include <stdio.h>
#include <sys/socket.h>
#include <netinet/in.h>
#include <netinet/ip.h>
#include <sys/time.h>
#include <pthread.h>
```

## **Classes**

- struct cin\_ctl\_config
- struct fifo
- struct cin\_ctl\_listener
- struct cin port
- struct cin\_ctl
- struct cin\_data\_frame
- struct cin\_data\_stats
- struct cin\_data\_threads
- · struct cin data callbacks
- struct descramble\_map\_t
- struct cin\_data
- struct cin\_ctl\_id
- struct cin\_ctl\_pwr\_val
- struct cin\_ctl\_pwr\_mon\_t

### **Macros**

- #define CIN\_CTL\_IP "192.168.1.207"
- #define CIN CTL SVR PORT 49200
- #define CIN\_CTL\_CLI\_PORT 50200
- #define CIN\_CTL\_SVR\_FRMW\_PORT 49202
- #define CIN\_CTL\_CLI\_FRMW\_PORT 50202

- #define CIN CTL RCVBUF 10
- #define CIN\_CTL\_MAX\_READ\_TRIES 10
- #define CIN\_CTL\_MAX\_WRITE\_TRIES 5
- #define CIN CTL WRITE SLEEP 100
- #define CIN CTL STREAM CHUNK 256
- #define CIN\_CTL\_STREAM\_SLEEP 10
- #define CIN CTL POWER ENABLE 0x001F
- #define CIN\_CTL\_POWER\_DISABLE 0x0000
- #define CIN\_CTL\_FP\_POWER\_ENABLE 0x0020
- #define CIN CTL DCM LOCKED 0x0001
- #define CIN CTL DCM PSDONE 0x0002
- #define CIN CTL DCM STATUS0 0x0004
- #define CIN\_CTL\_DCM\_STATUS1 0x0008
- #define CIN CTL DCM STATUS2 0x0010
- #define CIN\_CTL\_DCM\_TX1\_READY 0x0020
- #define CIN CTL DCM TX2 READY 0x0040
- #define CIN CTL DCM ATCA ALARM 0x0080
- #define CIN CTL TRIG INTERNAL 0x0000
- #define CIN\_CTL\_TRIG\_EXTERNAL\_1 0x0001
- #define CIN\_CTL\_TRIG\_EXTERNAL\_2 0x0002
- #define CIN\_CTL\_TRIG\_EXTERNAL\_BOTH 0x0003
- #define CIN CTL FOCUS BIT 0x0002
- #define CIN CTL FCLK 125 0x0000
- #define CIN\_CTL\_FCLK\_200 0x0001
- #define CIN CTL FCLK 250 0x0002
- #define CIN\_CTL\_FCLK\_125\_C 0x0003
- #define CIN\_CTL\_FCLK\_200\_C 0x0004
- #define CIN\_CTL\_FCLK\_250\_C 0x0005
- #define CIN\_CTL\_FCLK\_156\_C 0x0006
- #define CIN\_CTL\_FPGA\_STS\_CFG 0x8000
- #define CIN CTL FPGA STS FP PWR 0x0008
- #define CIN CTL DCM STS ATCA 0x0080
- #define CIN\_CTL\_DCM\_STS\_LOCKED 0x0001
- #define CIN\_CTL\_DCM\_STS\_OVERIDE 0x0800
- #define CIN\_CTL\_MUX1\_VCLK1 0x0001
- #define CIN\_CTL\_MUX1\_VCLK2 0x0002
- #define CIN\_CTL\_MUX1\_VCLK3 0x0003
- #define CIN\_CTL\_MUX1\_ATG 0x0004
- #define CIN CTL MUX1 VFSCLK1 0x0005
- #define CIN CTL MUX1 VFSCLK2 0x0006
- #define CIN CTL MUX1 VFSCLK3 0x0007
- #define CIN\_CTL\_MUX1\_HCLK1 0x0008
- #define CIN\_CTL\_MUX1\_HCLK2 0x0009
- #define CIN\_CTL\_MUX1\_OSW 0x000A
- #define CIN\_CTL\_MUX1\_RST 0x000B
- #define CIN CTL MUX1 CONVERT 0x000C
- #define CIN CTL MUX1 SHUTTER 0x000D
- #define CIN CTL MUX1 SWTRIGGER 0x000E
- #define CIN\_CTL\_MUX1\_TRIGMON 0x000F
- #define CIN\_CTL\_MUX1\_EXPOSE 0x0000
- #define CIN CTL MUX2 VCLK1 0x0010
- #define CIN CTL MUX2 VCLK2 0x0020
- #define CIN CTL MUX2 VCLK3 0x0030
- #define CIN CTL MUX2 ATG 0x0040
- #define CIN CTL MUX2 VFSCLK1 0x0050

7.1 src/cin.h File Reference 33

- #define CIN CTL MUX2 VFSCLK2 0x0060
- #define CIN\_CTL\_MUX2\_VFSCLK3 0x0070
- #define CIN\_CTL\_MUX2\_HCLK1 0x0080
- #define CIN CTL MUX2 HCLK2 0x0090
- #define CIN CTL MUX2 HCLK3 0x00A0
- #define CIN\_CTL\_MUX2\_OSW 0x00B0
- #define CIN CTL MUX2 RST 0x00C0
- #define CIN\_CTL\_MUX2\_CONVERT 0x00D0
- #define CIN\_CTL\_MUX2\_SAVE 0x00E0
- #define CIN CTL MUX2 HWTRIG 0x00F0
- #define CIN CTL MUX2 EXPOSE 0x0000
- #define CIN CTL FO REG1 0x821D
- #define CIN\_CTL\_FO\_REG2 0x821E
- #define CIN CTL FO REG3 0x821F
- #define CIN\_CTL\_FO\_REG4 0x8001
- #define CIN\_CTL\_FO\_REG5 0x8211
- #define CIN\_CTL\_FO\_REG6 0x8212
- #define CIN\_CTL\_FO\_REG7 0x8213
- #define CIN\_DATA\_IP "10.0.5.207"
- #define CIN DATA PORT 49201
- #define CIN\_DATA\_CTL\_PORT 49203
- #define CIN DATA MAX MTU 9000
- #define CIN DATA UDP HEADER 8
- #define CIN\_DATA\_MAGIC\_PACKET UINT64\_C(0x0000F4F3F2F1F000)
- #define CIN DATA MAGIC PACKET MASK UINT64 C(0x0000FFFFFFFFF00)
- #define CIN\_DATA\_TAIL\_MAGIC\_PACKET UINT64\_C(0x010DF0ADDEF2F1F0)
- #define CIN DATA DROPPED PACKET VAL 0x2000
- #define CIN DATA DATA MASK 0x1FFF
- #define CIN\_DATA\_CTRL\_MASK 0xE000
- #define CIN DATA SIGN MASK 0x1000
- #define CIN DATA GAIN 8 0xC000
- #define CIN\_DATA\_GAIN\_4 0x4000
- #define CIN\_DATA\_PACKET\_LEN 8184
- #define CIN\_DATA\_MAX\_PACKETS 542
- #define CIN\_DATA\_RCVBUF 100
- #define CIN\_DATA\_MAX\_FRAME\_X 1152
- #define CIN\_DATA\_MAX\_FRAME\_Y 2050
- #define CIN DATA MAX STREAM 2400000
- #define CIN DATA CCD COLS 96
- #define CIN DATA CCD COLS PER CHAN 10
- #define CIN\_DATA\_PIPELINE\_FLUSH 1344
- #define CIN\_CTL\_NUM\_BIAS\_VOLTAGE 20
- #define CIN\_CTL\_BIAS\_POSH 0
- #define CIN\_CTL\_BIAS\_NEGH 1
- #define CIN CTL BIAS POSRG 2
- #define CIN\_CTL\_BIAS\_NEGRG 3
- #define CIN\_CTL\_BIAS\_POSSW 4
- #define CIN\_CTL\_BIAS\_NEGSW 5
- #define CIN\_CTL\_BIAS\_POSV 6
- #define CIN\_CTL\_BIAS\_NEGV 7
- #define CIN\_CTL\_BIAS\_POSTG 8
- #define CIN\_CTL\_BIAS\_NEGTG 9
- #define CIN\_CTL\_BIAS\_POSVF 10
- #define CIN CTL BIAS NEGVF 11

- #define CIN\_CTL\_BIAS\_NEDGE 12
- #define CIN\_CTL\_BIAS\_OTG 13
- #define CIN\_CTL\_BIAS\_VDDR 14
- #define CIN\_CTL\_BIAS\_VDD\_OUT 15
- #define CIN\_CTL\_BIAS\_BUF\_BASE 16
- #define CIN\_CTL\_BIAS\_BUF\_DELTA 17
- #define CIN CTL BIAS SPARE1 18
- #define CIN CTL BIAS SPARE2 19
- #define DEBUG\_PRINT(fmt, ...) if(\_debug\_print\_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, \_\_FILE\_\_, \_\_LI

  NE\_\_, \_\_func\_\_, \_\_VA\_ARGS\_\_); }
- #define DEBUG\_COMMENT(fmt) if(\_debug\_print\_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, \_\_FILE\_\_, \_\_ ←
   LINE\_\_, \_\_func\_\_); }
- #define ERROR\_COMMENT(fmt) if(\_error\_print\_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, \_\_FILE\_\_, \_\_LI ← NE\_\_, \_\_func\_\_); }
- #define ERROR\_PRINT(fmt, ...) if(\_error\_print\_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, \_\_FILE\_\_, \_\_LIN←
   E\_\_, \_\_func\_\_, \_\_VA\_ARGS\_\_); }
- #define CIN\_CONFIG\_MAX\_STRING 256
- #define CIN CONFIG MAX DATA 5000
- #define FIFO MAX READERS 10

## **Typedefs**

- typedef struct cin ctl config cin ctl config t
- typedef struct cin\_ctl\_listener cin\_ctl\_listener\_t
- typedef struct cin\_port cin\_port\_t
- typedef struct cin\_ctl cin\_ctl\_t
- typedef struct cin data frame cin data frame t
- typedef struct cin data stats cin data stats t
- typedef struct cin\_data\_threads cin\_data\_threads\_t
- typedef struct cin\_data\_callbacks cin\_data\_callbacks\_t
- typedef struct cin\_data cin\_data\_t
- typedef void(\* cin\_data\_callback) (cin\_data\_frame\_t \*)
- typedef struct cin\_ctl\_id cin\_ctl\_id\_t
- typedef struct cin\_ctl\_pwr\_val cin\_ctl\_pwr\_val\_t

## **Functions**

- void cin set debug print (int debug)
- void cin set error print (int error)
- void cin\_report (FILE \*fp, int details)
- int cin\_ctl\_init (cin\_ctl\_t \*cin, const char \*ipaddr, const char \*bind\_addr, uint16\_t oport, uint16\_t iport, uint16\_t soport, uint16\_t siport)
- int cin\_ctl\_destroy (cin\_ctl\_t \*cin)
- int cin\_ctl\_read (cin\_ctl\_t \*cin, uint16\_t reg, uint16\_t \*val, int wait)
- int cin ctl write (cin ctl t \*cin, uint16 t reg, uint16 t val, int wait)
- int cin ctl stream write (cin ctl t \*cin, unsigned char \*val, int size)
- int cin\_ctl\_write\_with\_readback (cin\_ctl\_t \*cin, uint16\_t reg, uint16\_t val)
- int cin\_ctl\_pwr (cin\_ctl\_t \*cin, int pwr)
- int cin\_ctl\_fp\_pwr (cin\_ctl\_t \*cin, int pwr)
- int cin\_ctl\_fo\_test\_pattern (cin\_ctl\_t \*cin, int on\_off)
- int cin\_ctl\_load\_config (cin\_ctl\_t \*cin, char \*filename)
- int cin\_ctl\_load\_firmware (cin\_ctl\_t \*cin)
- int cin\_ctl\_load\_firmware\_file (cin\_ctl\_t \*cin, char \*filename)

7.1 src/cin.h File Reference 35

```
    int cin_ctl_load_firmware_data (cin_ctl_t *cin, unsigned char *data, int data_len)

    int cin ctl get fclk (cin ctl t *cin, int *clkfreq)

    int cin_ctl_set_fclk (cin_ctl_t *cin, int clkfreq)

• int cin_ctl_set_fclk_regs (cin_ctl_t *cin, int clkfreq)
• int cin ctl get cfg fpga status (cin ctl t *cin, uint16 t * val)
• int cin_ctl_get_id (cin_ctl_t *cin, cin_ctl_id_t * val)
• int cin ctl get dcm status (cin ctl t *cin, uint16 t * val)
• int cin ctl get power status (cin ctl t *cin, int full, int *pwr, cin ctl pwr mon t *values)
• int cin ctl set bias (cin ctl t *cin, int val)

    int cin ctl get bias (cin ctl t *cin, int *val)

• int cin ctl set bias regs (cin ctl t *cin, uint16 t *vals, int verify)

    int cin_ctl_get_bias_regs (cin_ctl_t *cin, uint16_t *vals)

    int cin_ctl_set_bias_voltages (cin_ctl_t *cin, float *voltage, int verify)

• int cin_ctl_get_bias_voltages (cin_ctl_t *cin, float *voltage)
• int cin ctl set timing regs (cin ctl t *cin, uint16 t *vals, int vals len)
• int cin_ctl_get_timing_regs (cin_ctl_t *cin, uint16_t *vals)

    int cin ctl get camera pwr (cin ctl t *cin, int *val)

    int cin_ctl_set_camera_pwr (cin_ctl_t *cin, int val)

    int cin_ctl_set_clocks (cin_ctl_t *cin, int val)

    int cin_ctl_get_clocks (cin_ctl_t *cin, int *val)

    int cin_ctl_set_trigger (cin_ctl_t *cin, int val)

    int cin_ctl_get_trigger (cin_ctl_t *cin, int *val)

    int cin_ctl_set_focus (cin_ctl_t *cin, int val)

    int cin_ctl_get_focus (cin_ctl_t *cin, int *val)

    int cin_ctl_get_triggering (cin_ctl_t *cin, int *trigger)

    int cin ctl int trigger start (cin ctl t *cin, int nimages)

• int cin ctl int trigger stop (cin ctl t *cin)
• int cin_ctl_ext_trigger_start (cin_ctl_t *cin, int trigger_mode)

    int cin ctl ext trigger stop (cin ctl t *cin)

• int cin ctl set exposure time (cin ctl t *cin, float e time)
• int cin_ctl_set_trigger_delay (cin_ctl_t *cin, float t_time)

    int cin_ctl_set_cycle_time (cin_ctl_t *cin, float ftime)

    int cin_ctl_frame_count_reset (cin_ctl_t *cin)

    int cin ctl set mux (cin ctl t *cin, int setting)

    int cin_ctl_get_mux (cin_ctl_t *cin, int *setting)

• int cin ctl set fcric clamp (cin ctl t *cin, int clamp)

    int cin ctl set fcric gain (cin ctl t *cin, int gain)

    int cin_ctl_set_fabric_address (cin_ctl_t *cin, char *ip)

    int cin_ctl_reg_dump (cin_ctl_t *cin, FILE *fp)

• int cin_config_read_file (cin_ctl_t *cin, const char *file)
• int cin_data_init (cin_data_t *cin, int packet_buffer_len, int frame_buffer_len, char *ipaddr, uint16_t port, char
  *cin_ipaddr, uint16_t cin_port, int rcvbuf, cin_data_callback push_callback, cin_data_callback pop callback,
  void *usr ptr)

    void cin data stop threads (cin data t *cin)

    void cin data framestore trigger (cin data t *cin, int count)

    void cin data framestore skip (cin data t *cin, int count)

    int cin data get framestore counter (cin data t *cin)

    void cin_data_framestore_disable (cin_data_t *cin)

    void cin_data_framestore_trigger_enable (cin_data_t *cin)

    struct cin_data_frame * cin_data_get_next_frame (cin_data_t *cin)

• void cin_data_release_frame (cin_data_t *cin, int free_mem)

    struct cin data frame * cin data get buffered frame (void)

    void cin data release buffered frame (void)

    void cin_data_compute_stats (cin_data_t *cin, cin_data_stats_t *stats)

    void cin_data_show_stats (FILE *fp, cin_data_stats_t stats)

    void cin data reset stats (cin data t *cin)

• int cin_data_set_descramble_params (cin_data_t *cin, int rows, int overscan)

    void cin_data_get_descramble_params (cin_data_t *cin, int *rows, int *overscan, int *xsize, int *ysize)
```

#### **Variables**

- · const char \* cin\_build\_git\_time
- · const char \* cin\_build\_git\_sha
- · const char \* cin build version
- int \_debug\_print\_flag
- · int error print flag
- uint16\_t cin\_config\_timing []
- int cin\_config\_timing\_len
- unsigned char cin\_config\_firmware []
- · unsigned cin config firmware len
- uint16 t cin config bias []
- · int cin config bias len
- uint16\_t cin\_config\_fcric\_200 []
- int cin\_config\_fcric\_200\_len

## 7.1.1 Detailed Description

#### **Author**

Stuart B. Wilkins swilkins@bnl.gov

#### 7.1.2 LICENSE

Copyright (c) 2014, Brookhaven Science Associates, Brookhaven National Laboratory All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

The views and conclusions contained in the software and documentation are those of the authors and should not be interpreted as representing official policies, either expressed or implied, of the FreeBSD Project.

## 7.1.3 DESCRIPTION

header file for CIN communications

# 7.2 src/cin register map.h File Reference

#### **Macros**

- #define REG COMMAND 0x0001
- #define REG READ ADDRESS 0x0002
- #define REG STREAM TYPE 0x0003
- #define CMD FCLK 125 0xB000
- #define CMD\_FCLK\_200 0x7000
- #define CMD\_FCLK\_250 0x3000
- #define REG\_IF\_MAC0 0x0010
- #define REG\_IF\_MAC1 0x0011
- #define REG\_IF\_MAC2 0x0012
- #define **REG\_IF\_IP0** 0x0013
- #define REG IF IP1 0x0014
- #define REG\_IF\_CMD\_PORT\_NUM 0x001A
- #define REG\_IF\_STREAM\_IN\_PORT\_NUM 0x001C
- #define REG\_IF\_STREAM\_OUT\_PORT\_NUM 0x001D
- #define REG\_ETH\_RESET 0x0020 /\*\* Reset Eth Hardware 1=Rx, 2=Tx, 3=Both \*/
- #define REG\_ETH\_ENABLE 0x0021 /\*\* Enable Eth Hardware 1=Rx, 2=Tx, 3=Both \*/
- #define REG\_PHY1\_MDIO\_CMD 0x0022 /\*\* Start(1), RnW(1), WDRd(1), PHY Addr(5), REG Addr(5) \*/
- #define REG PHY1 MDIO CMD DATA 0x0023
- #define REG PHY1 MDIO STATUS 0x0024
- #define REG PHY1 MDIO RD ADDR 0x0025
- #define REG PHY1 MDIO RD DATA 0x0026
- #define REG\_MAC\_CFG\_VECTOR1 0x0027 /\*\* Ethernet Hardware Conf \*/
- #define REG\_PHY2\_MDIO\_CMD 0x0028
- #define REG\_PHY2\_MDIO\_CMD\_DATA 0x0029
- #define REG\_PHY2\_MDIO\_STATUS 0x002A
- #define REG\_PHY2\_MDIO\_RD\_ADDR 0x002B
- #define REG PHY2 MDIO RD DATA 0x002C
- #define REG\_MAC\_CFG\_VECTOR2 0x002D /\*\* Ethernet Hardware Conf \*/
- #define CMD\_PS\_ENABLE 0x0021 /\*\* Enable Selected Power Modules \*/
- #define CMD PS POWERDOWN 0x0022 /\*\* Start power down sequence \*/
- #define **REG PS ENABLE** 0x0030 /\*\* Power Supply Enable: \*/
- #define REG PS SYNC DIV0 0x0031 /\* 2.5V Gen \*/
- #define REG\_PS\_SYNC\_DIV1 0x0032 /\* 3.3V Gen \*/
- #define REG\_PS\_SYNC\_DIV2 0x0033 /\* 2.5V Frame \*/
- #define REG\_PS\_SYNC\_DIV3 0x0034 /\* 0.9V Frame \*/
- #define REG\_PS\_SYNC\_DIV4 0x0035 /\* 5.0V FP \*/
- #define CMD\_PROGRAM\_FRAME 0x0041
- #define REG\_FRM\_RESET 0x0036 /\* Frame Reset \*/
- #define REG\_FRM\_10GbE\_SEL 0x0037; /\* 10GbE Link Select \*/
- #define CMD\_ENABLE\_CLKS 0x0031 /\* Enable selected Frame FPGA clock crystals \*/
- #define CMD DISABLE CLKS 0x0032 /\* Disable Frame FPGA clock crystals \*/
- #define REG CLOCK EN REG 0x0038 /\* Clock Enable Register \*/
- #define REG SI570 REG0 0x0039
- #define REG\_SI570\_REG1\_0x003A
- #define REG\_SI570\_REG2 0x003B
- #define REG\_SI570\_REG3 0x003C
- #define CMD MON STOP 0x0011 /\* Stop voltage and current monitor \*/
- #define CMD\_MON\_START 0x0012 /\* Start voltage and current monitor \*/
- #define REG\_VMON\_ADC1\_CH1 0x0040 /\* V12P\_BUS Voltage Monitor \*/
- #define REG\_IMON\_ADC1\_CH0 0x0041 /\* V12P\_BUS Current Monitor \*/

- #define REG VMON ADC0 CH5 0x0042 /\* V3P3 MGMT Voltage Monitor \*/
- #define REG IMON ADC0 CH5 0x0043 /\* V3P3 MGMT Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH4 0x0044 /\* V3P3\_S3E Voltage Monitor \*/
- #define REG IMON ADC0 CH4 0x0045 /\* V3P3 S3E Current Monitor \*/
- #define REG VMON ADC0 CH7 0x0046 /\* V2P5 MGMT Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CH7 0x0047 /\* V2P5\_MGMT Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH6 0x0048 /\* V1P8\_MGMT Voltage Monitor \*/
- #define REG IMON ADC0 CH6 0x0049 /\* V1P8 MGMT Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH2 0x004A /\* V1P2\_MGMT Voltage Monitor \*/
- #define REG IMON ADC0 CH2 0x004B /\* V1P2 MGMT Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH3 0x004C /\* V1P0\_ENET Voltage Monitor \*/
- "I C DEC HIGH ADOC CHO C COAD / N/ADO ENET O
- #define REG\_IMON\_ADC0\_CH3 0x004D /\* V1P0\_ENET Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH8 0x004E /\* V3P3\_GEN Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CH8 0x004F /\* V3P3\_GEN Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH9 0x0050 /\* V2P5\_GEN Voltage Monitor \*/
- #define REG IMON ADC0 CH9 0x0051 /\* V2P5 GEN Current Monitor \*/
- #define **REG VMON ADCO CHE** 0x0052 /\* V0P9 V6 Voltage Monitor \*/
- #define **REG IMON ADCO CHE** 0x0053 /\* V0P9 V6 Current Monitor \*/
- #define REG VMON ADC0 CHD 0x0054 /\* V2P5 V6 Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CHD 0x0055 /\* V2P5\_V6 Current Monitor \*/
- #define REG\_VMON\_ADC0\_CHB 0x0056 /\* V1P0\_V6 Voltage Monitor \*/
- #define **REG\_IMON\_ADC0\_CHB** 0x0057 /\* V1P0\_V6 Current Monitor \*/
- #define REG VMON ADC0 CHC 0x0058 /\* V1P2 V6 Voltage Monitor \*/
- #define REG IMON ADC0 CHC 0x0059 /\* V1P2 V6 Current Monitor \*/
- #define REG\_VMON\_ADC0\_CHF 0x005A /\* V5P0\_FP Voltage Monitor (1/2) \*/
- #define REG IMON ADC0 CHF 0x005B /\* V5P0 FP Current Monitor (1/2) \*/
- #define REG DCM STATUS 0x0080
- #define REG FPGA STATUS 0x0081
- #define REG BOARD ID 0x008D
- #define REG HW SERIAL NUM 0x008E
- #define REG\_FPGA\_VERSION 0x008F
- #define REG SANDBOX REG00 0x00F0
- #define REG\_SANDBOX\_REG01 0x00F1
- #define REG\_SANDBOX\_REG02 0x00F2
- #define REG\_SANDBOX\_REG03 0x00F3
- #define REG\_SANDBOX\_REG04 0x00F4
   #define REG\_SANDBOX\_REG05 0x00F5
- #define REG SANDBOX REG06 0x00F6
- #define REG SANDBOX REG07 0x00F7
- #define REG\_SANDBOX\_REG07 0x0017
   #define REG\_SANDBOX\_REG08 0x00F8
- #define **REG\_SANDBOX\_REG09** 0x00F9
- #define **REG SANDBOX REGOA** 0x00FA
- #define REG SANDBOX REG0B 0x00FB
- #define REG SANDBOX REGOC 0x00FC
- #define REG SANDBOX REGOD 0x00FD
- #define REG SANDBOX REG0E 0x00FE
- #define REG\_SANDBOX\_REGOF 0x00FF
   #define REG\_SANDBOX\_REGOF 0x00FF
- #define REG FRM COMMAND 0x8001
- #define REG\_FRM\_READ\_ADDRESS 0x8002
- #define REG FRM STREAM TYPE 0x8003
- #define CMD SEND SYNC PULSE 0x0100 /\*\* ISSUES A SYNC PULSE \*/
- #define CMD WR CCD BIAS REG 0x0102 /\*\* WRITE CCD BIAS REGISTERS \*/
- #define CMD WR CCD CLOCK REG 0x0103 /\*\* WRITE CCD CLOCK REGISTER \*/

- #define CMD SEND FCRIC CONFIG 0x0105 /\*\* SEND CONFIG DATA TO FRIC \*/
- #define CMD RESET FRAME COUNT 0x0106 /\*\* RESET STATISTICS/DEBUG COUNTERS \*/
- #define **REG\_IF\_MAC\_FAB1B0** 0x8010
- #define REG\_IF\_MAC\_FAB1B1 0x8011
- #define REG IF MAC FAB1B2 0x8012
- #define REG\_IF\_IP\_FAB1B0 0x8013
- #define REG IF IP FAB1B1 0x8014
- #define REG IF CMD PORT NUM FAB1B 0x8015
- #define **REG\_IF\_STREAM\_IN\_PORT\_NUM\_FAB1B** 0x8016
- #define REG IF STREAM OUT PORT NUM FAB1B 0x8017
- #define REG\_XAUI\_FAB1B 0x8018
- #define REG MAC CONFIG VEC FAB1B0 0x8019
- #define REG\_MAC\_CONFIG\_VEC\_FAB1B1 0x801A
- #define REG MAC STATS1 FAB1B0 0x801B
- #define REG MAC STATS1 FAB1B1 0x801C
- #define REG MAC STATS2 FAB1B0 0x801D
- #define REG MAC STATS2 FAB1B1 0x801E
- #define REG\_IF\_MAC\_FAB2B0 0x8020
- #define REG\_IF\_MAC\_FAB2B1 0x8021
- #define REG\_IF\_MAC\_FAB2B2 0x8022
- #define REG IF IP FAB2B0 0x8023
- #define REG IF IP FAB2B1 0x8024
- #define REG IF CMD PORT NUM FAB2B 0x8025
- #define REG IF STREAM IN PORT NUM FAB2B 0x8026
- #define REG\_IF\_STREAM\_OUT\_PORT\_NUM\_FAB2B 0x8027
- #define REG\_XAUI\_FAB2B 0x8028
- #define REG MAC CONFIG VEC FAB2B0 0x8029
- #define REG MAC CONFIG VEC FAB2B1 0x802A
- #define REG MAC STATS1 FAB2B0 0x802B
- #define REG MAC STATS1 FAB2B1 0x802C
- #define REG\_MAC\_STATS2\_FAB2B0 0x802D
- #define REG\_MAC\_STATS2\_FAB2B1 0x802E
- #define REG SRAM COMMAND 0x8030
- #define REG SRAM START ADDR1 0x8031
- #define REG SRAM START ADDR0 0x8032
- #define REG SRAM STOP ADDR1 0x8033
- #define REG\_SRAM\_STOP\_ADDR0 0x8034
- #define REG\_SRAM\_FRAME\_DATA\_OUT1 0x8035
- #define REG SRAM FRAME DATA OUT0 0x8036
- #define REG\_SRAM\_FRAME\_DATA\_IN1 0x8037
- #define REG SRAM FRAME DATA IN0 0x8038
- #define REG SRAM FRAME DV 0x8039
- #define REG SRAM STATUS1 0x803A
- #define **REG\_SRAM\_STATUS0** 0x803B
- #define CMD FCLK COMMIT 0x0012 /\* Start I2C Write/Read \*/
- #define REG\_FCLK\_I2C\_ADDRESS 0x8040 /\* [ Slave Address(7), RD/WRn(1), Reg Adress(8) ] Slave adddress Hx58 -> HxB when shifted up by 1 \*/
- #define REG\_FCLK\_I2C\_DATA\_WR 0x8041 /\* [ Clock Select(2), Clock Enable (1), 0(5), Write Data (8) ] \*/
- #define REG\_FCLK\_I2C\_DATA\_RD 0x8042 /\* [ Read Failed (1), Write Failed(1), Toggle bit(1), 0(5), Read Data (8) ] \*/
- #define REG TRIGGERSELECT REG 0x8050
- #define REG\_TRIGGERMASK\_REG 0x8051 /\* [00]==SW Trigger, [01]==FP Trigln1, [10]==FP Trigln1OR2 \*/
- #define REG CCDFCLKSELECT REG 0x8052
- #define REG CDICLKDISABLE REG 0x8053

- #define REG FCLK SET0 0xB007
- #define REG FCLK SET1 0xB008
- #define REG\_FCLK\_SET2 0xB009
- #define REG FCLK SET3 0xB00A
- #define REG\_FCLK\_SET4 0xB00B
- #define REG FCLK SET5 0xB00C
- #define REG FRM DCM STATUS 0x8080
- #define REG\_FRM\_FPGA\_STATUS 0x8081
- #define REG FRM BOARD ID 0x808D
- #define REG FRM HW SERIAL NUM 0x808E
- #define REG\_FRM\_FPGA\_VERSION 0x808F
- #define REG\_FRM\_SANDBOX\_REG00\_0x80F0
- #define REG\_FRM\_SANDBOX\_REG01 0x80F1
- #define REG\_FRM\_SANDBOX\_REG02 0x80F2
- #define REG\_FRM\_SANDBOX\_REG03 0x80F3
- #define REG\_FRM\_SANDBOX\_REG04\_0x80F4
- #define REG\_FRM\_SANDBOX\_REG05 0x80F5
- #define REG FRM SANDBOX REG06 0x80F6
- #define REG\_FRM\_SANDBOX\_REG07 0x80F7
- #define REG FRM SANDBOX REG08 0x80F8
- #define REG\_FRM\_SANDBOX\_REG09 0x80F9
- #define REG FRM SANDBOX REGOA 0x80FA
- \* #deline hed\_rhiwi\_SANDBOX\_heduA 0x00FA
- #define REG\_FRM\_SANDBOX\_REG0B 0x80FB
- #define REG\_FRM\_SANDBOX\_REG0C 0x80FC
- #define REG\_FRM\_SANDBOX\_REG0D 0x80FD
- #define REG\_FRM\_SANDBOX\_REG0E 0x80FE
- #define REG FRM SANDBOX REG0F 0x80FF
- #define REG\_DETECTOR\_REVISION\_REG 0x8100
- #define REG\_DETECTOR\_CONFIG\_REG1 0x8101
- #define REG\_DETECTOR\_CONFIG\_REG2 0x8102
- #define REG\_DETECTOR\_CONFIG\_REG3 0x8103
- #define REG\_DETECTOR\_CONFIG\_REG4 0x8104
- #define REG\_DETECTOR\_CONFIG\_REG5 0x8105
- #define REG\_DETECTOR\_CONFIG\_REG6 0x8106
   #define REG\_DETECTOR\_CONFIG\_REG7 0x8107
- #define REG DETECTOR CONFIG REG8 0x8108
- #define REG IMG PROC REVISION REG 0x8120
- #define REG IMG PROC CONFIG REG1 0x8121
- #define REG IMG PROC CONFIG REG2 0x8122
- #define REG IMG PROC CONFIG REG3 0x8123
- #define REG IMG PROC CONFIG REG4 0x8124
- #define REG\_IMG\_PROC\_CONFIG\_REG5 0x8125
- #define REG\_IMG\_PROC\_CONFIG\_REG6 0x8126
- #define REG\_IMG\_PROC\_CONFIG\_REG7 0x8127
- #define REG IMG PROC CONFIG REG8 0x8128
- #define REG BIASANDCLOCKREGISTERADDRESS 0x8200
- #define REG BIASANDCLOCKREGISTERDATA 0x8201
- #define REG CLOCKREGISTERDATAOUT 0x8202
- #define REG BIASREGISTERDATAOUT 0x8203
- #define REG\_BIASCONFIGREGISTER0 REG 0x8204
- #define REG CLOCKCONFIGREGISTER0 REG 0x8205
- #define REG\_BIASPARAM\_READ\_START 0x3000
- #define REG\_EXPOSURETIMEMSB\_REG 0x8206
- #define REG EXPOSURETIMELSB REG 0x8207
- #define REG\_ALTEXPOSURETIMEMSB\_REG 0x8306

- #define REG ALTEXPOSURETIMELSB REG 0x8307
- #define REG\_TRIGGERREPETITIONTIMEMSB\_REG\_0x8208
- #define REG\_TRIGGERREPETITIONTIMELSB\_REG 0x8209
- #define REG DELAYTOEXPOSUREMSB REG 0x820A
- #define REG DELAYTOEXPOSURELSB REG 0x820B
- #define REG NUMBEROFEXPOSURE REG 0x820C
- #define REG SHUTTERTIMEMSB REG 0x820D
- #define REG SHUTTERTIMELSB REG 0x820E
- #define REG\_DELAYTOSHUTTERMSB\_REG\_0x820F
- #define REG DELAYTOSHUTTERLSB REG 0x8210
- #define REG FCRIC MASK REG1 0x8211
- #define REG FCRIC MASK REG2 0x8212
- #define REG FCRIC MASK REG3 0x8213
- #define REG LVDS OVERFLOW ERROR REG1 0x8214
- #define REG\_LVDS\_OVERFLOW\_ERROR\_REG2\_0x8215
- #define REG\_LVDS\_OVERFLOW\_ERROR\_REG3\_0x8216
- #define REG\_LVDS\_PARITY\_ERROR\_REG1 0x8217
- #define REG\_LVDS\_PARITY\_ERROR\_REG2 0x8218
- #define REG\_LVDS\_PARITY\_ERROR\_REG3 0x8219
- #define REG\_LVDS\_STOP\_BIT\_ERROR\_REG1 0x821A
- #define REG\_LVDS\_STOP\_BIT\_ERROR\_REG2 0x821B
- #define REG\_LVDS\_STOP\_BIT\_ERROR\_REG3\_0x821C
- #define REG FCRIC WRITE0 REG 0x821D
- #define REG\_FCRIC\_WRITE1\_REG 0x821E
- #define REG FCRIC WRITE2 REG 0x821F
- #define REG\_FCRIC\_READ0\_REG 0x8220
- #define **REG\_FCRIC\_READ1\_REG** 0x8221
- #define REG\_FCRIC\_READ2\_REG 0x8222
- #define **REG\_DEBUGVIDEO0\_REG** 0x8223
- #define REG\_DEBUGVIDEO1\_REG 0x8224
- #define REG\_DEBUGVIDEO2\_REG 0x8225
- #define **REG\_DEBUGVIDEO3\_REG** 0x8226
- #define REG\_DEBUGVIDEO4\_REG 0x8227
- #define REG\_DEBUGVIDEO5\_REG 0x8228#define REG\_DEBUGVIDEO6\_REG 0x8229
- #define REG\_DEBUGVIDEO7\_REG 0x822A
- #define **REG DEBUGVIDEO8 REG** 0x822B
- #define REG DEBUGVIDEO9 REG 0x822C
- #define REG\_DEBUGVIDEO10\_REG\_0x822D
- #define REG DEBUGVIDEO11 REG 0x822E
- #define REG\_DEBUGCOUNTER00\_REG 0x822F
- #define REG\_DEBUGCOUNTER01\_REG\_0x8230
- #define REG\_DEBUGCOUNTER02\_REG 0x8231
- #define REG DEBUGCOUNTER03 REG 0x8232
- #define REG DEBUGCOUNTER04 REG 0x8233
- #define CMD READ REG 0x0001 /\* Read Register \*/

# 7.2.1 Detailed Description

### **Author**

Stuart B. Wilkins swilkins@bnl.gov

## 7.2.2 LICENSE

Copyright (c) 2014, Brookhaven Science Associates, Brookhaven National Laboratory All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

The views and conclusions contained in the software and documentation are those of the authors and should not be interpreted as representing official policies, either expressed or implied, of the FreeBSD Project.

## 7.2.3 DESCRIPTION

Control and Frame FPGA Register Map

# Index

CIN COntrol Timing Routines, 18
CIN Control Bias Routines, 17
CIN Data Framestore Functions, 21
cin_data_framestore_disable, 21
cin_data_framestore_skip, 21
cin_data_framestore_trigger, 22
cin_data_framestore_trigger_enable, 22
cin_data_get_framestore_counter, 22
CIN Data Initialization Routines, 19
cin_data_init, 19
cin_data_stop_threads, 20
CIN FCLK Configuration Routines, 15
CIN Firmware Upload Routines, 14
CIN Status Routines, 16
Cin Control Initialization Routines, 9
cin_ctl_destroy, 9
cin ctl init, 9
Cin Control Read/Rwite Routines, 11
cin_ctl_read, 11
cin_ctl_stream_write, 11
cin_ctl_write, 12
cin_ctl_write_with_readback, 12
cin ctl, 25
cin_ctl_config, 25
cin_ctl_destroy
Cin Control Initialization Routines, 9
cin_ctl_id, 26
cin_ctl_init
Cin Control Initialization Routines, 9
cin_ctl_listener, 26
cin_ctl_pwr_mon_t, 26
cin_ctl_pwr_val, 27
cin ctl read
Cin Control Read/Rwite Routines, 11
cin ctl stream write
Cin Control Read/Rwite Routines, 11
cin ctl write
Cin Control Read/Rwite Routines, 12
cin_ctl_write_with_readback
Cin Control Read/Rwite Routines, 12
cin data, 27
cin_data_callbacks, 27
cin_data_frame, 28
cin_data_framestore_disable
CIN Data Framestore Functions, 21
cin_data_framestore_skip
CIN Data Framestore Functions, 21
cin_data_framestore_trigger
CIN Data Framestore Functions, 22

```
cin_data_framestore_trigger_enable
     CIN Data Framestore Functions, 22
cin_data_get_framestore_counter
    CIN Data Framestore Functions, 22
cin_data_init
    CIN Data Initialization Routines, 19
cin_data_packet, 28
cin_data_proc, 28
cin_data_stats, 29
cin_data_stop_threads
    CIN Data Initialization Routines, 20
cin_data_threads, 29
cin_map_t, 29
cin_port, 30
descramble_map_t, 30
fifo, 30
src/cin.h, 31
src/cin_register_map.h, 37
```