libcin

Generated by Doxygen 1.8.13

# **Contents**

1	Fast	CCD Co	ommunication Library (libcin)	1
2	Mod	ule Inde	ex	3
	2.1	Module	es	3
3	Clas	s Index		5
	3.1	Class	List	5
4	File	Index		7
	4.1	File Lis	st	7
5	Mod	ule Dod	cumentation	9
	5.1	Cin Co	ontrol Initialization Routines	9
		5.1.1	Detailed Description	9
		5.1.2	Function Documentation	9
			5.1.2.1 cin_ctl_destroy()	9
			5.1.2.2 cin_ctl_init()	10
			5.1.2.3 cin_ctl_set_msg_callback()	10
			5.1.2.4 cin_data_send_magic()	11
	5.2	Cin Co	ontrol Read/Rwite Routines	12
		5.2.1	Detailed Description	12
		5.2.2	Function Documentation	12
			5.2.2.1 cin_ctl_read()	12
			5.2.2.2 cin_ctl_stream_write()	12
			5.2.2.3 cin_ctl_write()	13

ii CONTENTS

		5.2.2.4	cin_ctl_write_with_readback()	13
5.3	Cin Po	wer Routir	nes	15
	5.3.1	Detailed	Description	15
	5.3.2	Function	Documentation	. 15
		5.3.2.1	cin_ctl_fo_test_pattern()	. 15
		5.3.2.2	cin_ctl_fp_pwr()	. 15
		5.3.2.3	cin_ctl_pwr()	. 15
5.4	CIN Fi	rmware Up	oload Routines	. 16
	5.4.1	Detailed	Description	16
	5.4.2	Function	Documentation	. 16
		5.4.2.1	cin_ctl_load_config()	16
		5.4.2.2	cin_ctl_load_firmware()	16
		5.4.2.3	cin_ctl_load_firmware_data()	. 17
		5.4.2.4	cin_ctl_load_firmware_file()	. 17
5.5	CIN FO	CLK Confiç	guration Routines	. 18
	5.5.1	Detailed	Description	. 18
	5.5.2	Function	Documentation	. 18
		5.5.2.1	cin_ctl_get_fclk()	. 18
		5.5.2.2	cin_ctl_set_fclk()	. 18
5.6	CIN St	atus Routi	ines	. 19
	5.6.1	Detailed	Description	. 19
	5.6.2	Function	Documentation	. 19
		5.6.2.1	cin_ctl_get_cfg_fpga_status()	. 19
		5.6.2.2	cin_ctl_get_id()	. 19
5.7	CIN Co	ontrol Bias	Routines	20
	5.7.1	Detailed	Description	. 20
5.8	CIN Co	ontrol Timi	ng Routines	. 21
	5.8.1	Detailed	Description	21
	5.8.2	Function	Documentation	21
		5.8.2.1	cin_config_get_current_timing_name()	. 21

CONTENTS

			5.8.2.2	cin_config_get_timing_name()	21
	5.9	CIN Da	ata Initializ	ation Routines	22
		5.9.1	Detailed	Description	22
		5.9.2	Function	Documentation	22
			5.9.2.1	cin_data_destroy()	22
			5.9.2.2	cin_data_init()	22
	5.10	CIN Da	ata Frames	store Functions	25
		5.10.1	Detailed	Description	25
		5.10.2	Function	Documentation	25
			5.10.2.1	cin_data_framestore_disable()	25
			5.10.2.2	cin_data_framestore_skip()	25
			5.10.2.3	cin_data_framestore_trigger()	26
			5.10.2.4	cin_data_framestore_trigger_enable()	26
			5.10.2.5	cin_data_get_framestore_counter()	26
6	Clas	s Docui	mentation		29
	6.1	cin_coi	nfig_timing	Struct Reference	29
		6.1.1	Member	Data Documentation	29
		6.1.1	Member 6.1.1.1	Data Documentation	29
		6.1.1			
		6.1.1	6.1.1.1	cols	29
		6.1.1	6.1.1.1 6.1.1.2	cols	29 29
		6.1.1	6.1.1.1 6.1.1.2 6.1.1.3	cols	29 29 29
		6.1.1	6.1.1.1 6.1.1.2 6.1.1.3 6.1.1.4	cols	29 29 29 30
		6.1.1	6.1.1.1 6.1.1.2 6.1.1.3 6.1.1.4 6.1.1.5	cols            data            data_len            fclk_freq            framestore	29 29 30 30
		6.1.1	6.1.1.1 6.1.1.2 6.1.1.3 6.1.1.4 6.1.1.5 6.1.1.6	cols          data          data_len          fclk_freq          framestore          name	29 29 30 30
	6.2		6.1.1.1 6.1.1.2 6.1.1.3 6.1.1.4 6.1.1.5 6.1.1.6 6.1.1.7 6.1.1.8	cols          data          data_len          fclk_freq          framestore          name          overscan	29 29 30 30 30
	6.2		6.1.1.1 6.1.1.2 6.1.1.3 6.1.1.4 6.1.1.5 6.1.1.6 6.1.1.7 6.1.1.8 Struct Ref	cols         data         data_len         fclk_freq         framestore         name         overscan         rows	29 29 30 30 30 30
	6.2	cin_ctl	6.1.1.1 6.1.1.2 6.1.1.3 6.1.1.4 6.1.1.5 6.1.1.6 6.1.1.7 6.1.1.8 Struct Ref	cols	29 29 30 30 30 30 30
	6.2	cin_ctl 6.2.1	6.1.1.1 6.1.1.2 6.1.1.3 6.1.1.4 6.1.1.5 6.1.1.6 6.1.1.7 6.1.1.8 Struct Ref Member 6.2.1.1	cols          data          data_len          fclk_freq          framestore          name          overscan          rows          gerence          Data Documentation	29 29 30 30 30 30 30 31
		cin_ctl 6.2.1 cin_ctl_	6.1.1.1 6.1.1.2 6.1.1.3 6.1.1.4 6.1.1.5 6.1.1.6 6.1.1.7 6.1.1.8 Struct Ref Member 6.2.1.1 _id Struct I	cols	29 29 30 30 30 30 31 31

iv CONTENTS

	6.5	cin_ctl_	_pwr_mon_t Struct Reference	32
	6.6	cin_ctl_	_pwr_val Struct Reference	32
	6.7	cin_dat	ta Struct Reference	32
	6.8	cin_dat	ta_callbacks Struct Reference	33
	6.9	cin_dat	ta_descramble_map_t Struct Reference	33
	6.10	cin_da	ta_frame Struct Reference	34
	6.11	cin_da	ta_packet Struct Reference	34
	6.12	cin_da	a_proc Struct Reference	34
	6.13	cin_da	a_stats Struct Reference	35
	6.14	cin_da	a_threads Struct Reference	35
	6.15	cin_ma	p_t Struct Reference	35
	6.16	cin_po	rt Struct Reference	36
	6.17	fifo Stru	uct Reference	36
7	File	Docume	entation	37
•	7.1			37
	7.1	7.1.1		42
		7.1.2		43
		7.1.3		43
		7.1.4		43
				43
				43
			7.1.4.3 CIN_CONFIG_MAX_TIMING_NAME	44
			7.1.4.4 CIN_CTL_BIAS_OFFSET	44
	7.2	src/cin_	_register_map.h File Reference	44
		7.2.1	Detailed Description	49
		7.2.2	LICENSE	49
		7.2.3	DESCRIPTION	49
		7.2.4	TIMING	49
		7.2.5	Macro Definition Documentation	49
			7.2.5.1 CMD_DISABLE_CLKS	50

CONTENTS

7.2.5.2	CMD_ENABLE_CLKS	50
7.2.5.3	CMD_FCLK_250	50
7.2.5.4	CMD_FCLK_COMMIT	50
7.2.5.5	CMD_MON_START	50
7.2.5.6	CMD_MON_STOP	50
7.2.5.7	CMD_PS_ENABLE	50
7.2.5.8	CMD_PS_POWERDOWN	50
7.2.5.9	CMD_READ_REG	51
7.2.5.10	CMD_RESET_FRAME_COUNT	51
7.2.5.11	CMD_SEND_FCRIC_CONFIG	51
7.2.5.12	CMD_SEND_SYNC_PULSE	51
7.2.5.13	CMD_SYNC_DETECTOR2READOUT	51
7.2.5.14	CMD_WR_CCD_BIAS_REG	51
7.2.5.15	CMD_WR_CCD_CLOCK_REG	51
7.2.5.16	REG_BIASCONFIGREGISTER0_REG	51
7.2.5.17	REG_BIASREGISTERDATAOUT	52
7.2.5.18	REG_CLOCK_EN_REG	52
7.2.5.19	REG_CLOCKCONFIGREGISTER0_REG	52
7.2.5.20	REG_COMMAND	52
7.2.5.21	REG_DEBUGCOUNTER04_REG	52
7.2.5.22	REG_DELAYTOSHUTTERLSB_REG	52
7.2.5.23	REG_ETH_ENABLE	52
7.2.5.24	REG_ETH_RESET	53
7.2.5.25	REG_EXPOSURETIMELSB_REG	53
7.2.5.26	REG_EXPOSURETIMEMSB_REG	53
7.2.5.27	REG_FCLK_I2C_ADDRESS	53
7.2.5.28	REG_FCLK_I2C_DATA_RD	53
7.2.5.29	REG_FCLK_I2C_DATA_WR	53
7.2.5.30	REG_FCLK_SET5	53
7.2.5.31	REG_FPGA_VERSION	54

vi

7.2.5.33       REG_FRM_FPGA_VERSION       54         7.2.5.34       REG_FRM_RESET       54         7.2.5.35       REG_FRM_SANDBOX_REGOF       54         7.2.5.36       REG_FRM_STREAM_TYPE       54         7.2.5.37       REG_IMON_ADCO_CHF       54         7.2.5.38       REG_MAC_CFG_VECTOR1       54         7.2.5.39       REG_MAC_CFG_VECTOR2       55         7.2.5.40       REG_MAC_STATS2_FAB2B1       55
7.2.5.35       REG_FRM_SANDBOX_REG0F       54         7.2.5.36       REG_FRM_STREAM_TYPE       54         7.2.5.37       REG_IMON_ADC0_CHF       54         7.2.5.38       REG_MAC_CFG_VECTOR1       54         7.2.5.39       REG_MAC_CFG_VECTOR2       55
7.2.5.36       REG_FRM_STREAM_TYPE       54         7.2.5.37       REG_IMON_ADC0_CHF       54         7.2.5.38       REG_MAC_CFG_VECTOR1       54         7.2.5.39       REG_MAC_CFG_VECTOR2       55
7.2.5.37 REG_IMON_ADC0_CHF       54         7.2.5.38 REG_MAC_CFG_VECTOR1       54         7.2.5.39 REG_MAC_CFG_VECTOR2       55
7.2.5.38 REG_MAC_CFG_VECTOR1       54         7.2.5.39 REG_MAC_CFG_VECTOR2       55
7.2.5.39 REG_MAC_CFG_VECTOR2
7.2.5.40 REG_MAC_STATS2_FAB2B1
7.2.5.41 REG_PHY1_MDIO_CMD
7.2.5.42 REG_PS_ENABLE
7.2.5.43 REG_PS_SYNC_DIV0
7.2.5.44 REG_PS_SYNC_DIV1
7.2.5.45 REG_PS_SYNC_DIV2
7.2.5.46 REG_PS_SYNC_DIV3
7.2.5.47 REG_PS_SYNC_DIV4
7.2.5.48 REG_SANDBOX_REG0F
7.2.5.49 REG_SI570_REG3
7.2.5.50 REG_SRAM_COMMAND
7.2.5.51 REG_SRAM_STATUS0
7.2.5.52 REG_STREAM_TYPE
7.2.5.53 REG_TRIGGERMASK_REG
7.2.5.54 REG_TRIGGERREPETITIONTIMELSB_REG
7.2.3.33 NEG_INIGGENNEFEIIIIONIIWEMSB_NEG

Index

57

## **Chapter 1**

## **FastCCD Communication Library (libcin)**

#### Introduction

This library, based in C is designed to control the FastCCD detector from Lawrence Berkeley National Laboratory. It controls both camera control functions and data acquisition (frame acquisition). It is separated into two distinct parts, the control part <code>,cin\_ctl</code>, and the data (image) part named <code>cin\_data</code>. It was written in part for use with areaDetector.

#### **Prerequisites**

The library relies on the following:

- libconfig (Used for nice config files)
- libpthread (Used for threading)
- librt (Used for time functions)

## Installation

Installation of the library is like most unix based source packages:

```
./make
./make doc
./make test
./make install
```

## **TCP/IP Stack Tuning**

In order for the CIN data to operate efficiently, the 10G interface on the host computer needs to be tuned. This needs to be done by adding the following to the file /etc/sysctl.conf.

```
# Increase the maximum buffer that user programs can request
# 2147483647 = 2048 Mb
net.core.rmem_max=2147483647
net.core.wmem_max=2147483647
# Set a default value 10 times bigger
net.core.rmem_default=1000000
net.core.wmem_default=1000000
# increase the length of the processor input queue
net.core.netdev_max_backlog = 250000
# recommended for hosts with jumbo frames enabled
net.ipv4.tcp_mtu_probing=1
```

These can be reread by the system without rebooting by entering the command:

```
$sudo sysctl --system
```

## Versioning

For the versions available, see the tags on this repository.

## **Authors**

• Stuart B. Wilkins - stuwilkins

See also the list of contributors who participated in this project.

## License

This project is licensed under the BSD License - see the LICENSE file for details

## Acknowledgments

A huge thanks to Peter Dennes, John Joseph and the detector team at LBNL and the team at Sydor Instruments.

# Chapter 2

# **Module Index**

## 2.1 Modules

## Here is a list of all modules:

Cin Control Initialization Routines				9
Cin Control Read/Rwite Routines				12
Cin Power Routines				15
CIN Firmware Upload Routines				16
CIN FCLK Configuration Routines				18
CIN Status Routines				19
CIN Control Bias Routines				20
CIN Control Timing Routines				21
CIN Data Initialization Routines				22
CIN Data Framestore Functions				25

4 Module Index

# **Chapter 3**

# **Class Index**

## 3.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

cin_config_timing	29
cin_ctl	30
	31
	31
	32
	32
	32
cin_data_callbacks	33
	33
	34
<u></u>	34
	34
	35
	35
	35
	36
fifo	36

6 Class Index

# **Chapter 4**

# File Index

## 4.1 File List

Here is a list of all documented files with brief descriptions:

src/cin.h					 													 		37
src/cin_register_map.h					 													 		44
src/cinregisters.h					 													 		??
src/common.h					 													 		??
src/config.h					 													 		??
src/control.h					 													 		??
src/data.h					 													 		??
src/descramble.h					 													 		??
src/descramble_map.h					 													 		??
src/fifo.h					 													 		??
src/report.h					 													 		??

8 File Index

## **Chapter 5**

## **Module Documentation**

## 5.1 Cin Control Initialization Routines

#### **Functions**

- int cin\_ctl\_init (cin\_ctl\_t \*cin, char \*addr, uint16\_t port, uint16\_t sport, char \*bind\_addr, uint16\_t bind\_port, uint16\_t bind\_sport)
- int cin\_ctl\_destroy (cin\_ctl\_t \*cin)
- void cin\_ctl\_set\_msg\_callback (cin\_ctl\_t \*cin, cin\_ctl\_msg\_callback callback, void \*ptr)
- int cin\_data\_send\_magic (cin\_data\_t \*cin)

## 5.1.1 Detailed Description

## 5.1.2 Function Documentation

#### 5.1.2.1 cin\_ctl\_destroy()

Destroy (close) the cin control library

Close connections, free memory and exit library

#### **Parameters**

```
cin handle to cin library
```

#### Returns

Returns 0 on sucsess non-zero if error

#### 5.1.2.2 cin\_ctl\_init()

Initialize the cin control library

Initialize the control structures and communications with the CIN via the control interface. This function opens the UDP ports and starts a listening thread to recieve packets from the CIN.

#### **Parameters**

cin	handle to cin library
addr	ip address of CIN base address
port	UDP port of cin
sport	stream output UDP port of cin
bind_addr	ip address to bind to
bind_port	input udp port of cin
bind_sport	stream input udp port of cin

#### Returns

Returns 0 on sucsess non-zero if error

#### 5.1.2.3 cin\_ctl\_set\_msg\_callback()

Register a function to recieve status messages

Close connections, free memory and exit library

## **Parameters**

cin	handle to cin library
callback	function pointer to callback function
ptr	user pointer which is passed to callback routine

## 5.1.2.4 cin\_data\_send\_magic()

Send a magic packet to the CIN to initialize data

## **Parameters**

cin handle to cin library

#### Returns

Returns 0 on sucsess non-zero if error

## 5.2 Cin Control Read/Rwite Routines

## **Functions**

- int cin\_ctl\_read (cin\_ctl\_t \*cin, uint16\_t reg, uint16\_t \*val)
- int cin\_ctl\_write (cin\_ctl\_t \*cin, uint16\_t reg, uint16\_t val, int wait)
- int cin\_ctl\_stream\_write (cin\_ctl\_t \*cin, unsigned char \*val, int size)
- int cin\_ctl\_write\_with\_readback (cin\_ctl\_t \*cin, uint16\_t reg, uint16\_t val)

## 5.2.1 Detailed Description

#### 5.2.2 Function Documentation

## 5.2.2.1 cin\_ctl\_read()

#### Read register from CIN

#### **Parameters**

	cin	handle to cin library
	reg	register to read
Ī	val	variable to read value of register to

## Returns

Returns 0 on sucsess non-zero if error

#### 5.2.2.2 cin\_ctl\_stream\_write()

#### Write stream data to CIN

#### **Parameters**

cin	handle to cin library
val	array of values to write
size	size of array pointed to by val

Write stream data to cin in form of 16 bit array.

#### Returns

Returns 0 on sucsess non-zero if error

## 5.2.2.3 cin\_ctl\_write()

Write register to CIN

#### **Parameters**

cin	handle to cin library	
reg	register to write to	
val	value to write to register	
wait	if non-zero	

Write register value to CIN. If wait is non-zero then wait a sleep time of i CIN\_CTL\_WRITE\_SLEEP before releasing the mutex to add flow control to the cin.

#### Returns

Returns 0 on sucsess non-zero if error

## 5.2.2.4 cin\_ctl\_write\_with\_readback()

Write register to CIN with readback verification

#### **Parameters**

cin	handle to cin library
reg	register to write to
val	value to write to register

Write register value to CIN. Follow write with read of register and compare value. CIN\_CTL\_WRITE\_SLEEP before releasing the mutex to add flow control to the cin.

## Returns

Returns 0 on sucsess non-zero if error

5.3 Cin Power Routines 15

#### 5.3 Cin Power Routines

#### **Functions**

- int cin\_ctl\_pwr (cin\_ctl\_t \*cin, int pwr)
- int cin ctl fp pwr (cin ctl t \*cin, int pwr)
- int cin\_ctl\_fo\_test\_pattern (cin\_ctl\_t \*cin, int on\_off)

#### 5.3.1 Detailed Description

These routine control power to the CIN for the Frame FPGA and the Front Panel

#### 5.3.2 Function Documentation

#### 5.3.2.1 cin\_ctl\_fo\_test\_pattern()

Control Fiber Optic Interface Test Pattern

Turn on and off the fiber optic test pattern. The FO modules transmit a test pattern to indicate that communication with the data modules is correct. This routine turns on and off the modules. If on\_off is 0 then the FO test pattern is turned off, and if on\_off is 1 then the FO test pattern is turned on. Note: this routine manipulates the FCRIC mask, so you may need to reconfigure the fCRICs after using it.

cin handle to cin library on\_off test pattern status

CIN\_OK on sucsess, CIN\_ERROR on an error

## 5.3.2.2 cin\_ctl\_fp\_pwr()

#### Control CIN Front Panel Power

Turn on and off the CIN Front Panel power. The front panel power powers either the fiber optic modules or the LVDS lines to the camera. If pwr is 0 then turn off FP power and if pwr is 1 turn on the FP power.

cin handle to cin library pwr power status

CIN\_OK on sucsess, CIN\_ERROR on an error

#### 5.3.2.3 cin\_ctl\_pwr()

#### Control CIN Frame FPGA Power

Turn on and off the frame FPGA power. If pwr is 0 then turn off power. If pwr is 1 turn on power.

cin handle to cin library pwr power status

## 5.4 CIN Firmware Upload Routines

#### **Functions**

- int cin\_ctl\_load\_firmware (cin\_ctl\_t \*cin)
- int cin\_ctl\_load\_firmware\_file (cin\_ctl\_t \*cin, char \*filename)
- int cin\_ctl\_load\_firmware\_data (cin\_ctl\_t \*cin, unsigned char \*data, int data\_len)
- int cin\_ctl\_load\_config (cin\_ctl\_t \*cin, const char \*filename)

## 5.4.1 Detailed Description

These routines control the upload of firmware to the frame FPGA in the CIN. The firmware can be uploaded using either a external file or an array of unsigned char (bytes). The function cin\_ctl\_load\_firmware() loads the precompiled firmware.

#### 5.4.2 Function Documentation

#### 5.4.2.1 cin\_ctl\_load\_config()

#### Load FPGA config file

Upload a FPGA config file to the CIN. This file is a simple file with each line containing a 4 digit hex value for the register location and a 4 digit hex value for the value to be written to the register.

cin handle to the cin library filename filename to load

CIN\_OK on sucsess, CIN\_ERROR on an error

#### 5.4.2.2 cin\_ctl\_load\_firmware()

Load the pre-compiled frame FPGA firmware

cin handle to cin library

#### 5.4.2.3 cin\_ctl\_load\_firmware\_data()

Load the frame FPGA firmware from char array

cin handle to cin library data array of binary FPGA firmware data\_len length of binary data

CIN\_OK on sucsess, CIN\_ERROR on an error

#### 5.4.2.4 cin\_ctl\_load\_firmware\_file()

Load the frame FPGA firmware from file

cin handle to cin library filename file containing the binary FPGA firmware

## 5.5 CIN FCLK Configuration Routines

## **Functions**

```
• int cin_ctl_get_fclk (cin_ctl_t *cin, int *clkfreq)
```

```
• int cin_ctl_set_fclk (cin_ctl_t *cin, int clkfreq)
```

## 5.5.1 Detailed Description

These routines configure the Internal Frame FPGA Clock (FCLK) frequency.

## 5.5.2 Function Documentation

```
5.5.2.1 cin_ctl_get_fclk()
```

Get the current frame FPGA clock frequency

cin handle to cin library clkfreq clock frequency

CIN\_OK on sucsess, CIN\_ERROR on an error

#### 5.5.2.2 cin\_ctl\_set\_fclk()

Set the frame FPGA clock frequency

cin handle to cin library clkfreq clock frequency to set

5.6 CIN Status Routines 19

## 5.6 CIN Status Routines

## **Functions**

```
int cin_ctl_get_id (cin_ctl_t *cin, cin_ctl_id_t *val)
int cin_ctl_get_cfg_fpga_status (cin_ctl_t *cin, uint16_t *_val)
int cin_ctl_get_dcm_status (cin_ctl_t *cin, uint16_t *_val)
int cin_ctl_get_power_status (cin_ctl_t *cin, int full, int *pwr, cin_ctl_pwr_mon_t *values)
```

## 5.6.1 Detailed Description

Group of routines to get the status of the frame and config FPGAs in the CIN.

#### 5.6.2 Function Documentation

```
5.6.2.1 cin_ctl_get_cfg_fpga_status()
```

Get the serial and firmware numbers from the CIN

cin handle to cin library id data structure containing firmware and serial numbers

## 5.7 CIN Control Bias Routines

## **Functions**

- int cin\_ctl\_set\_bias (cin\_ctl\_t \*cin, int val)
- int cin\_ctl\_get\_bias (cin\_ctl\_t \*cin, int \*val)
- int cin\_ctl\_set\_bias\_regs (cin\_ctl\_t \*cin, uint16\_t \*vals, int verify)
- int cin\_ctl\_get\_bias\_regs (cin\_ctl\_t \*cin, uint16\_t \*vals)
- int cin\_ctl\_set\_bias\_voltages (cin\_ctl\_t \*cin, float \*voltage, int verify)
- int cin\_ctl\_get\_bias\_voltages (cin\_ctl\_t \*cin, float \*voltage, uint16\_t \*regs)

## 5.7.1 Detailed Description

Initialization group

## 5.8 CIN Control Timing Routines

## **Functions**

- int cin\_ctl\_set\_timing\_regs (cin\_ctl\_t \*cin, uint16\_t \*vals, int vals\_len)
- int cin\_ctl\_get\_timing\_regs (cin\_ctl\_t \*cin, uint16\_t \*vals, int vals\_len)
- int cin\_config\_read\_file (cin\_ctl\_t \*cin, const char \*file)
- int cin\_config\_get\_timing\_name (cin\_ctl\_t \*cin, int num, char \*\*name)
- int cin\_config\_get\_current\_timing\_name (cin\_ctl\_t \*cin, char \*\*name)

## 5.8.1 Detailed Description

Timing setup group

#### 5.8.2 Function Documentation

#### 5.8.2.1 cin\_config\_get\_current\_timing\_name()

Get the name of the current timing mode

cin handle to cin library name char array of name

CIN OK on sucsess, CIN ERROR on an error

#### 5.8.2.2 cin\_config\_get\_timing\_name()

Get the name of the timing config options

cin handle to cin library num number of timing option name char array of name

## 5.9 CIN Data Initialization Routines

#### **Functions**

• int cin\_data\_init (cin\_data\_t \*cin, char \*addr, uint16\_t port, char \*bind\_addr, uint16\_t bind\_port, int rcvbuf, int packet\_buffer\_len, int frame\_buffer\_len, cin\_data\_callback push\_callback, cin\_data\_callback pop\_callback, void \*usr\_ptr)

```
    void cin_data_destroy (cin_data_t *cin)
```

#### 5.9.1 Detailed Description

Initialization group

#### 5.9.2 Function Documentation

```
5.9.2.1 cin_data_destroy()
```

Close the cin data library and cleanup

Stop all the processing threads and join them to the main thread. This function blocks until all threads have joined the main thread (program). This should be called to clean up the library before the program is exited

#### **Parameters**

```
cin Handle to cin data library
```

#### 5.9.2.2 cin\_data\_init()

Initialize the cin data library

Initialize the data handeling routines and start the threads for listening.

## **Parameters**

cin	Handle to cin data library
addr	IP-Address of cin (if NULL defaults to standard)
port	UDP Port of CIN
bind_addr	IP-Address to bind to (if NULL binds to 0.0.0.0)
bind_port	UDP Port of host
rcvbuf	TCP/IP Kernel recieve buffer size
packet_buffer_len	Length of packet buffer fifo (in units number of packets)
frame_buffer_len	Length of frame (assembler) buffer fifo (in units of number of frames)
push_callback	This function is called when a data structure is needed
pop_callback	This function is called when an image has been processed
usr_ptr	Pointer passed to callback functions

#### 5.10 CIN Data Framestore Functions

#### **Functions**

- void cin\_data\_framestore\_trigger (cin\_data\_t \*cin, int count)
- void cin\_data\_framestore\_skip (cin\_data\_t \*cin, int count)
- int cin\_data\_get\_framestore\_counter (cin\_data\_t \*cin)
- void cin\_data\_framestore\_disable (cin\_data\_t \*cin)
- void cin\_data\_framestore\_trigger\_enable (cin\_data\_t \*cin)

## 5.10.1 Detailed Description

Framestore Group

#### 5.10.2 Function Documentation

## 5.10.2.1 cin\_data\_framestore\_disable()

#### Disable the framestore modes

This function disables the framestore modes (software trigger and skip). If the camera is hardware triggering then the images will start to be processed.

#### **Parameters**

```
cin | Handle to the cin library
```

#### 5.10.2.2 cin\_data\_framestore\_skip()

#### Enable framestore skip mode

Enable the framestore skip mode. This function should be called before hardware triggering the camera. This causes the data processing to skip

#### **Parameters**

count	frames from the first images to be read. This is usually done to stop the first few frames from being over exposed.	
cin	handle to the cin_data library	

#### 5.10.2.3 cin\_data\_framestore\_trigger()

Send a framestore (software) trigger

Send a software trigger to the CIN by timestamping the request time and allow images to be processed when recieved after this time. The count option sets the number of frames to trigger. A value of -1 indicated that the trigger should not count images but run indefinately after the trigger has occured.

#### **Parameters**

cin	handle to the cin_data library
count	number of frames to trigger

#### 5.10.2.4 cin\_data\_framestore\_trigger\_enable()

## Enable the framestore trigger mode

This function enables the framestore trigger mode. It cases the images to not be processed pending a call to the function to (software) trigger the camera.

#### **Parameters**

```
cin Handle to the cin library
```

## 5.10.2.5 cin\_data\_get\_framestore\_counter()

Get the value of the framestore counter

Return the number of frames in the framestore counter. In trigger mode, this returns the number of frames to go. In skip mode, this returns the number of frames that have to be skipped.

#### **Parameters**

cin handle to the cin\_data library

#### Returns

Number of frames to go in trigger

## **Chapter 6**

## **Class Documentation**

## 6.1 cin\_config\_timing Struct Reference

#### **Public Attributes**

- uint16\_t \* data
- int data\_len
- char name [CIN\_CONFIG\_MAX\_TIMING\_NAME]
- int rows
- int cols
- · int overscan
- int fclk\_freq
- · int framestore

#### 6.1.1 Member Data Documentation

```
6.1.1.1 cols
```

int cin\_config\_timing::cols

Cols for this timing setup

6.1.1.2 data

uint16\_t\* cin\_config\_timing::data

Pointer to timing data

6.1.1.3 data\_len

int cin\_config\_timing::data\_len

timing data length

30 Class Documentation

#### 6.1.1.4 fclk\_freq

int cin\_config\_timing::fclk\_freq

#### FCLK Frequency to use

#### 6.1.1.5 framestore

int cin\_config\_timing::framestore

Flag (not zero means framestore

#### 6.1.1.6 name

char cin\_config\_timing::name[CIN\_CONFIG\_MAX\_TIMING\_NAME]

String for config name

#### 6.1.1.7 overscan

int cin\_config\_timing::overscan

Number of overscan cols for this setup

#### 6.1.1.8 rows

int cin\_config\_timing::rows

Rows for this timing setup

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.2 cin\_ctl Struct Reference

### **Public Attributes**

- char \* addr
- char \* bind\_addr
- int port
- int bind\_port
- int sport
- int bind\_sport
- cin\_port\_t ctl\_port
- cin\_port\_t stream\_port
- cin\_config\_timing\_t timing [CIN\_CONFIG\_MAX\_TIMING\_MODES]
- int timing\_num
- cin\_config\_timing\_t \* current\_timing
- · float fclk\_time\_factor
- cin\_ctl\_listener\_t \* listener
- pthread\_mutex\_t access
- · pthread mutexattr taccess attr
- void(\* msg\_callback )(const char \*, int, void \*)
- void \* msg\_callback\_ptr

#### 6.2.1 Member Data Documentation

#### 6.2.1.1 fclk\_time\_factor

```
float cin_ctl::fclk_time_factor
```

#### In micro seconds

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.3 cin\_ctl\_id Struct Reference

#### **Public Attributes**

- uint16\_t base\_board\_id
- uint16\_t base\_serial\_no
- uint16\_t base\_fpga\_ver
- uint16\_t fabric\_board\_id
- uint16\_t fabric\_serial\_no
- uint16\_t fabric\_fpga\_ver

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.4 cin\_ctl\_listener Struct Reference

#### **Public Attributes**

- struct cin\_port \* cp
- fifo ctl\_fifo
- · pthread\_t thread\_id
- · pthread\_barrier\_t barrier

The documentation for this struct was generated from the following file:

• src/cin.h

32 Class Documentation

## 6.5 cin\_ctl\_pwr\_mon\_t Struct Reference

#### **Public Attributes**

- · cin\_ctl\_pwr\_val\_t bus\_12v0
- cin\_ctl\_pwr\_val\_t mgmt\_3v3
- cin\_ctl\_pwr\_val\_t mgmt\_2v5
- cin\_ctl\_pwr\_val\_t mgmt\_1v2
- cin\_ctl\_pwr\_val\_t enet\_1v0
- cin\_ctl\_pwr\_val\_t s3e\_3v3
- cin\_ctl\_pwr\_val\_t gen\_3v3
- cin ctl pwr val t gen 2v5
- cin\_ctl\_pwr\_val\_t v6\_0v9
- cin\_ctl\_pwr\_val\_t v6\_1v0
- cin\_ctl\_pwr\_val\_t v6\_2v5
- cin\_ctl\_pwr\_val\_t fp

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.6 cin\_ctl\_pwr\_val Struct Reference

#### **Public Attributes**

- double i
- double v

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.7 cin\_data Struct Reference

#### **Public Attributes**

- fifo \* packet\_fifo
- fifo \* frame\_fifo
- · cin\_data\_threads\_t listen\_thread
- · cin\_data\_threads\_t assembler\_thread
- cin\_data\_threads\_t descramble\_thread
- pthread\_mutex\_t descramble\_mutex
- pthread\_mutex\_t stats\_mutex
- pthread\_mutex\_t framestore\_mutex
- · cin\_data\_callbacks\_t callbacks
- char \* addr
- char \* bind addr
- int port

- int bind\_port
- int recv\_buf
- cin\_port\_t dp
- · struct timespec framerate
- unsigned long int dropped\_packets
- unsigned long int mallformed\_packets
- uint16\_t last\_frame
- cin\_data\_descramble\_map\_t map
- int framestore\_mode
- struct timespec framestore\_trigger
- int framestore\_counter

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.8 cin\_data\_callbacks Struct Reference

#### **Public Attributes**

```
void *(* push )(cin_data_frame_t *, void *usr_ptr)
```

- void \*(\* pop )(cin\_data\_frame\_t \*, void \*usr\_ptr)
- cin\_data\_frame\_t \* frame
- void \* usr\_ptr

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.9 cin\_data\_descramble\_map\_t Struct Reference

#### **Public Attributes**

- uint32\_t \* map
- int size x
- int size\_y
- int overscan
- int rows

The documentation for this struct was generated from the following file:

• src/cin.h

34 Class Documentation

## 6.10 cin\_data\_frame Struct Reference

#### **Public Attributes**

- uint16\_t \* data
- uint16\_t number
- · struct timespec timestamp
- int size\_x
- int size\_y

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.11 cin\_data\_packet Struct Reference

#### **Public Attributes**

- · unsigned char \* data
- int size
- · struct timespec timestamp

The documentation for this struct was generated from the following file:

• src/data.h

## 6.12 cin\_data\_proc Struct Reference

#### **Public Attributes**

- void \*(\* input\_get )(void \*, int)
- void \*(\* input\_put )(void \*, int)
- void \* input\_args
- · int reader
- void \*(\* output\_put )(void \*)
- void \*(\* output\_get )(void \*)
- void \* output\_args
- cin\_data\_t \* parent

The documentation for this struct was generated from the following file:

• src/data.h

## 6.13 cin\_data\_stats Struct Reference

#### **Public Attributes**

- int last\_frame
- · double framerate
- · double packet\_percent\_full
- double frame\_percent\_full
- double image\_percent\_full
- long int packet\_overruns
- long int frame\_overruns
- long int image\_overruns
- long int packet\_used
- long int frame\_used
- long int image\_used
- long int dropped\_packets
- long int mallformed\_packets

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.14 cin\_data\_threads Struct Reference

### **Public Attributes**

- pthread\_t thread\_id
- · pthread\_barrier\_t barrier
- · int started

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.15 cin\_map\_t Struct Reference

#### **Public Attributes**

- char \* name
- uint16\_t reg

The documentation for this struct was generated from the following file:

· src/cinregisters.h

36 Class Documentation

## 6.16 cin\_port Struct Reference

#### **Public Attributes**

- · int sockfd
- struct timeval tv
- struct sockaddr\_in sin\_srv
- struct sockaddr\_in sin\_cli
- socklen\_t slen

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.17 fifo Struct Reference

#### **Public Attributes**

- void \* data
- void \* head
- void \* tail
- void \* end
- · long int size
- int elem\_size
- int full
- · long int overruns
- pthread\_mutex\_t mutex
- pthread\_cond\_t signal

The documentation for this struct was generated from the following file:

• src/cin.h

## **Chapter 7**

## **File Documentation**

#### 7.1 src/cin.h File Reference

```
#include <stdint.h>
#include <stdio.h>
#include <sys/socket.h>
#include <netinet/in.h>
#include <netinet/ip.h>
#include <sys/time.h>
#include <pthread.h>
```

#### **Classes**

- struct fifo
- struct cin\_ctl\_listener
- struct cin\_port
- struct cin\_config\_timing
- struct cin\_ctl
- struct cin\_data\_frame
- struct cin\_data\_stats
- struct cin\_data\_threads
- · struct cin data callbacks
- struct cin\_data\_descramble\_map\_t
- struct cin\_data
- struct cin\_ctl\_id
- struct cin\_ctl\_pwr\_val
- struct cin\_ctl\_pwr\_mon\_t

#### **Macros**

- #define CIN\_OK 0
- #define CIN ERROR -1
- #define CIN\_CTL\_MSG\_OK 0
- #define CIN\_CTL\_MSG\_MINOR 1
- #define CIN\_CTL\_MSG\_MAJOR 2

- #define CIN CTL IP "192.168.1.207"
- #define CIN\_CTL\_CIN\_PORT 49200
- #define CIN\_CTL\_BIND\_PORT 50200
- #define CIN CTL FRMW CIN PORT 49202
- #define CIN CTL FRMW BIND PORT 50202
- #define CIN\_CTL\_RCVBUF 10
- #define CIN CTL MAX READ TRIES 5
- #define CIN\_CTL\_MAX\_WRITE\_TRIES 5
- #define CIN\_CTL\_WRITE\_SLEEP 100
- #define CIN CTL READ SLEEP 100
- #define CIN CTL BIAS SLEEP 100000
- #define CIN CTL FO SLEEP 500000
- #define CIN\_CTL\_CONFIG\_SLEEP 100
- #define CIN CTL DCO SLEEP 1000000
- #define CIN\_CTL\_FCLK\_SLEEP 200000
- #define CIN CTL STREAM CHUNK 512
- #define CIN CTL STREAM SLEEP 5
- #define CIN CTL PACKET WAIT 1000
- #define CIN CTL PACKET LOOPS 250
- #define CIN CTL POWER ENABLE 0x001F
- #define CIN\_CTL\_POWER\_DISABLE 0x0000
- #define CIN CTL FP POWER ENABLE 0x0020
- #define CIN CTL DCM LOCKED 0x0001
- #define CIN\_CTL\_DCM\_PSDONE 0x0002
- #define CIN CTL DCM STATUS0 0x0004
- #define CIN\_CTL\_DCM\_STATUS1 0x0008
- #define CIN\_CTL\_DCM\_STATUS2 0x0010
- #define CIN CTL DCM TX1 READY 0x0020
- #define CIN CTL DCM TX2 READY 0x0040
- #define CIN CTL DCM ATCA ALARM 0x0080
- #define CIN\_CTL\_TRIG\_INTERNAL 0x0000
- #define CIN CTL TRIG EXTERNAL 1 0x0001
- #define CIN\_CTL\_TRIG\_EXTERNAL\_2 0x0002
- #define CIN\_CTL\_TRIG\_EXTERNAL\_BOTH 0x0003
- #define CIN\_CTL\_FOCUS\_BIT 0x0002
- #define CIN\_CTL\_FCLK\_125 0x0000
- #define CIN\_CTL\_FCLK\_200 0x0001
- #define CIN\_CTL\_FCLK\_250 0x0002
- #define CIN\_CTL\_FCLK\_125\_C 0x0003
- #define CIN CTL FCLK 200 C 0x0004
- #define CIN CTL FCLK 250 C 0x0005
- #define CIN\_CTL\_FCLK\_156\_C 0x0006
- #define CIN\_CTL\_FPGA\_STS\_CFG 0x8000
- #define CIN\_CTL\_FPGA\_STS\_FP\_PWR 0x0008
- #define CIN\_CTL\_DCM\_STS\_ATCA 0x0080
- #define CIN CTL DCM STS LOCKED 0x0001
- #define CIN CTL DCM STS OVERIDE 0x0800
- #define CIN CTL MUX1 VCLK1 0x0001
- #define CIN\_CTL\_MUX1\_VCLK2 0x0002
- #define CIN\_CTL\_MUX1\_VCLK3 0x0003
- #define CIN CTL MUX1 ATG 0x0004
- #define CIN\_CTL\_MUX1\_VFSCLK1 0x0005
- #define CIN CTL MUX1\_VFSCLK2 0x0006
- #define CIN CTL MUX1 VFSCLK3 0x0007
- #define CIN\_CTL\_MUX1\_HCLK1 0x0008

7.1 src/cin.h File Reference 39

- #define CIN CTL MUX1 HCLK2 0x0009
- #define CIN\_CTL\_MUX1\_OSW 0x000A
- #define CIN\_CTL\_MUX1\_RST 0x000B
- #define CIN CTL MUX1 CONVERT 0x000C
- #define CIN\_CTL\_MUX1\_SHUTTER 0x000D
- #define CIN\_CTL\_MUX1\_SWTRIGGER 0x000E
- #define CIN CTL MUX1 TRIGMON 0x000F
- #define CIN\_CTL\_MUX1\_EXPOSE 0x0000
- #define CIN\_CTL\_MUX2\_VCLK1 0x0010
- #define CIN CTL MUX2 VCLK2 0x0020
- #define CIN CTL MUX2 VCLK3 0x0030
- #define CIN CTL MUX2 ATG 0x0040
- #define CIN\_CTL\_MUX2\_VFSCLK1 0x0050
- #define CIN CTL MUX2 VFSCLK2 0x0060
- #define CIN\_CTL\_MUX2\_VFSCLK3 0x0070
- #define CIN CTL MUX2 HCLK1 0x0080
- #define CIN\_CTL\_MUX2\_HCLK2 0x0090
- #define CIN CTL MUX2 HCLK3 0x00A0
- #define CIN\_CTL\_MUX2\_OSW 0x00B0
- #define CIN\_CTL\_MUX2\_RST 0x00C0
- #define CIN\_CTL\_MUX2\_CONVERT 0x00D0
- #define CIN\_CTL\_MUX2\_SAVE 0x00E0
- #define CIN CTL MUX2 HWTRIG 0x00F0
- #define CIN\_CTL\_MUX2\_EXPOSE 0x0000
- #define CIN CTL FO REG1 0x821D
- #define CIN\_CTL\_FO\_REG2 0x821E
- #define CIN\_CTL\_FO\_REG3 0x821F
- #define CIN DATA IP "10.0.5.207"
- #define CIN\_DATA\_BIND\_PORT 49201
- #define CIN\_DATA\_CIN\_PORT 49203
- #define CIN DATA FRAME BUFFER LEN 1000
- #define CIN\_DATA\_PACKET\_BUFFER\_LEN 10000
- #define CIN\_DATA\_MAX\_MTU 9000
- #define CIN\_DATA\_UDP\_HEADER 8
- #define CIN\_DATA\_MAGIC\_PACKET UINT64\_C(0x0000F4F3F2F1F000)
- #define CIN\_DATA\_MAGIC\_PACKET\_MASK UINT64\_C(0x0000FFFFFFFFF00)
- #define CIN\_DATA\_TAIL\_MAGIC\_PACKET UINT64\_C(0x010DF0ADDEF2F1F0)
- #define CIN DATA DROPPED PACKET VAL 0x2000
- #define CIN\_DATA\_DATA\_MASK 0x1FFF
- #define CIN DATA CTRL MASK 0xE000
- #define CIN\_DATA\_SIGN\_MASK 0x1000
- #define CIN\_DATA\_GAIN\_8 0xC000
- #define CIN\_DATA\_GAIN\_4 0x4000
- #define CIN\_DATA\_PACKET\_LEN 8184
- #define CIN DATA MAX PACKETS 542
- #define CIN\_DATA\_RCVBUF (100\*1024\*1024)
- #define CIN\_DATA\_MAX\_FRAME\_X 1152
- #define CIN\_DATA\_MAX\_FRAME\_Y 2050
- #define CIN\_DATA\_MAX\_STREAM 2400000
- #define CIN DATA CCD COLS 96
- #define CIN\_DATA\_CCD\_COLS\_PER\_CHAN 10
- #define CIN\_DATA\_PIPELINE\_FLUSH 1344
- #define CIN CTL NUM BIAS 20
- #define CIN CTL BIAS OFFSET 0x0030

- #define CIN\_CTL\_BIAS\_POSH 0
- #define CIN\_CTL\_BIAS\_NEGH 1
- #define CIN CTL BIAS POSRG 2
- #define CIN CTL BIAS NEGRG 3
- #define CIN\_CTL\_BIAS\_POSSW 4
- #define CIN CTL BIAS NEGSW 5
- #define CIN\_CTL\_BIAS\_POSV 6
- #define CIN\_CTL\_BIAS\_NEGV 7
- #define CIN\_CTL\_BIAS\_POSTG 8
- #define CIN\_CTL\_BIAS\_NEGTG 9
- #define CIN\_CTL\_BIAS\_POSVF 10
- #define CIN CTL BIAS NEGVF 11
- #define CIN CTL BIAS NEDGE 12
- #define CIN\_CTL\_BIAS\_OTG 13
- #define CIN\_CTL\_BIAS\_VDDR 14
- #define CIN\_CTL\_BIAS\_VDD\_OUT 15
- #define CIN CTL BIAS BUF BASE 16
- #define CIN CTL BIAS BUF DELTA 17
- #define CIN CTL BIAS SPARE1 18
- #define CIN CTL BIAS SPARE2 19
- #define DEBUG\_PRINT(fmt, ...) if(\_debug\_print\_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, \_\_FILE\_\_, \_\_LI ← NE\_\_, \_\_func\_\_, \_\_VA\_ARGS\_\_); }
- #define DEBUG\_COMMENT(fmt) if(\_debug\_print\_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, \_\_FILE\_\_, \_\_ ←
   LINE\_\_, \_\_func\_\_); }
- #define ERROR\_COMMENT(fmt) if(\_error\_print\_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, \_\_FILE\_\_, \_\_LI

  NE\_\_, \_\_func\_\_); }
- #define ERROR\_PRINT(fmt, ...) if(\_error\_print\_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, \_\_FILE\_\_, \_\_LIN←
   E\_\_, \_\_func\_\_, \_\_VA\_ARGS\_\_); }
- #define CIN CONFIG MAX STRING 40
- #define CIN CONFIG MAX TIMING DATA 880
- #define CIN\_CONFIG\_MAX\_TIMING\_MODES 10
- #define CIN CONFIG MAX TIMING NAME 40

#### **Typedefs**

- typedef struct cin\_ctl\_listener cin\_ctl\_listener\_t
- typedef struct cin\_port cin\_port\_t
- typedef struct cin\_config\_timing cin\_config\_timing\_t
- typedef struct cin\_ctl cin\_ctl\_t
- typedef struct cin data frame cin data frame t
- typedef struct cin\_data\_stats cin\_data\_stats\_t
- · typedef struct cin data threads cin data threads t
- typedef struct cin data callbacks cin data callbacks t
- typedef struct cin data cin data t
- typedef void(\* cin\_data\_callback) (cin\_data\_frame\_t \*, void \*usr\_ptr)
- typedef void(\* cin\_ctl\_msg\_callback) (const char \*, int, void \*)
- · typedef struct cin ctl id cin ctl id t
- typedef struct cin\_ctl\_pwr\_val cin\_ctl\_pwr\_val\_t

#### **Functions**

```
    void cin set debug print (int debug)

    void cin_set_error_print (int error)

    void cin report (FILE *fp, int details)

• int cin ctl init (cin ctl t *cin, char *addr, uint16 t port, uint16 t sport, char *bind addr, uint16 t bind port,
  uint16 t bind sport)
int cin_ctl_destroy (cin_ctl_t *cin)

    void cin_ctl_set_msg_callback (cin_ctl_t *cin, cin_ctl_msg_callback callback, void *ptr)

    int cin_data_send_magic (cin_data_t *cin)

• int cin ctl read (cin ctl t *cin, uint16 t reg, uint16 t *val)
• int cin_ctl_write (cin_ctl_t *cin, uint16_t reg, uint16 t val, int wait)
• int cin ctl stream write (cin ctl t *cin, unsigned char *val, int size)

    int cin_ctl_write_with_readback (cin_ctl_t *cin, uint16_t reg, uint16_t val)

    int cin_ctl_pwr (cin_ctl_t *cin, int pwr)

• int cin_ctl_fp_pwr (cin_ctl_t *cin, int pwr)
• int cin ctl fo test pattern (cin ctl t *cin, int on off)

    int cin_ctl_load_firmware (cin_ctl_t *cin)

    int cin ctl load firmware file (cin ctl t *cin, char *filename)

    int cin_ctl_load_firmware_data (cin_ctl_t *cin, unsigned char *data, int data_len)

    int cin_ctl_load_config (cin_ctl_t *cin, const char *filename)

    int cin_ctl_get_fclk (cin_ctl_t *cin, int *clkfreq)

    int cin ctl set fclk (cin ctl t *cin, int clkfreq)

    int cin ctl get id (cin ctl t *cin, cin ctl id t *val)

    int cin_ctl_get_cfg_fpga_status (cin_ctl_t *cin, uint16_t *_val)

    int cin_ctl_get_dcm_status (cin_ctl_t *cin, uint16_t *_val)

• int cin_ctl_get_power_status (cin_ctl_t *cin, int full, int *pwr, cin_ctl_pwr_mon_t *values)
• int cin ctl set bias (cin ctl t *cin, int val)

    int cin ctl get bias (cin ctl t *cin, int *val)

• int cin ctl set bias regs (cin ctl t *cin, uint16 t *vals, int verify)

    int cin ctl get bias regs (cin ctl t *cin, uint16 t *vals)

    int cin_ctl_set_bias_voltages (cin_ctl_t *cin, float *voltage, int verify)

• int cin_ctl_get_bias_voltages (cin_ctl_t *cin, float *voltage, uint16_t *regs)
• int cin ctl set timing regs (cin ctl t *cin, uint16 t *vals, int vals len)
• int cin_ctl_get_timing_regs (cin_ctl_t *cin, uint16_t *vals, int vals_len)

    int cin_ctl_get_camera_pwr (cin_ctl_t *cin, int *val)

    int cin_ctl_set_camera_pwr (cin_ctl_t *cin, int val)

    int cin ctl set clocks (cin ctl t *cin, int val)

    int cin_ctl_get_clocks (cin_ctl_t *cin, int *val)

    int cin ctl set trigger (cin ctl t *cin, int val)

    int cin ctl get trigger (cin ctl t *cin, int *val)

    int cin_ctl_set_focus (cin_ctl_t *cin, int val)

    int cin_ctl_get_focus (cin_ctl_t *cin, int *val)

    int cin_ctl_get_triggering (cin_ctl_t *cin, int *trigger)

• int cin_ctl_int_trigger_start (cin_ctl_t *cin, int nimages)

    int cin_ctl_int_trigger_stop (cin_ctl_t *cin)

• int cin_ctl_ext_trigger_start (cin_ctl_t *cin, int trigger_mode)

    int cin_ctl_ext_trigger_stop (cin_ctl_t *cin)

• int cin_ctl_set_exposure_time (cin_ctl_t *cin, float e_time)
• int cin_ctl_set_trigger_delay (cin_ctl_t *cin, float t_time)

    int cin_ctl_set_cycle_time (cin_ctl_t *cin, float ftime)

• int cin ctl frame count reset (cin ctl t *cin)

    int cin_ctl_set_mux (cin_ctl_t *cin, int setting)
```

int cin\_ctl\_get\_mux (cin\_ctl\_t \*cin, int \*setting)
 int cin\_ctl\_set\_fcric\_clamp (cin\_ctl\_t \*cin, int clamp)

- int cin\_ctl\_set\_fcric\_gain (cin\_ctl\_t \*cin, int gain)
- int cin ctl set fcric regs (cin ctl t \*cin, uint16 t \*reg, int num reg)
- int cin\_ctl\_set\_fcric (cin\_ctl\_t \*cin)
- int cin\_ctl\_set\_fabric\_address (cin\_ctl\_t \*cin, char \*ip)
- int cin\_ctl\_bias\_dump (cin\_ctl\_t \*cin, FILE \*fp)
- int cin\_ctl\_reg\_dump (cin\_ctl\_t \*cin, FILE \*fp)
- int cin\_config\_read\_file (cin\_ctl\_t \*cin, const char \*file)
- int cin\_config\_get\_timing\_name (cin\_ctl\_t \*cin, int num, char \*\*name)
- int cin config get current timing name (cin ctl t \*cin, char \*\*name)
- void cin\_ctl\_message (cin\_ctl\_t \*cin, const char \*message, int severity)
- int cin\_data\_init (cin\_data\_t \*cin, char \*addr, uint16\_t port, char \*bind\_addr, uint16\_t bind\_port, int rcvbuf, int packet\_buffer\_len, int frame\_buffer\_len, cin\_data\_callback push\_callback, cin\_data\_callback pop\_callback, void \*usr\_ptr)
- void cin data destroy (cin data t \*cin)
- void cin\_data\_framestore\_trigger (cin\_data\_t \*cin, int count)
- void cin\_data\_framestore\_skip (cin\_data\_t \*cin, int count)
- int cin data get framestore counter (cin data t \*cin)
- void cin\_data\_framestore\_disable (cin\_data\_t \*cin)
- void cin\_data\_framestore\_trigger\_enable (cin\_data\_t \*cin)
- struct cin\_data\_frame \* cin\_data\_get\_next\_frame (cin\_data\_t \*cin)
- void cin\_data\_release\_frame (cin\_data\_t \*cin, int free\_mem)
- struct cin\_data\_frame \* cin\_data\_get\_buffered\_frame (void)
- void cin\_data\_release\_buffered\_frame (void)
- void cin\_data\_compute\_stats (cin\_data\_t \*cin, cin\_data\_stats\_t \*stats)
- void cin\_data\_show\_stats (FILE \*fp, cin\_data\_stats\_t stats)
- void cin\_data\_reset\_stats (cin\_data\_t \*cin)
- int cin data set descramble params (cin data t \*cin, int rows, int overscan)
- void cin\_data\_get\_descramble\_params (cin\_data\_t \*cin, int \*rows, int \*overscan, int \*xsize, int \*ysize)
- int cin\_com\_boot (cin\_ctl\_t \*cin\_ctl, cin\_data\_t \*cin\_data, const char \*mode)
- int cin\_com\_set\_timing (cin\_ctl\_t \*cin\_ctl, cin\_data\_t \*cin\_data, const char \*name)
- int cin ctl upload bias (cin ctl t \*cin)

#### **Variables**

- · const char \* cin build git time
- const char \* cin\_build\_git\_sha
- const char \* cin\_build\_version
- · int debug print flag
- int \_error\_print\_flag

## 7.1.1 Detailed Description

#### **Author**

Stuart B. Wilkins swilkins@bnl.gov

7.1 src/cin.h File Reference 43

#### 7.1.2 LICENSE

Copyright (c) 2014, Brookhaven Science Associates, Brookhaven National Laboratory All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

The views and conclusions contained in the software and documentation are those of the authors and should not be interpreted as representing official policies, either expressed or implied, of the FreeBSD Project.

#### 7.1.3 DESCRIPTION

Header file for CIN communications

#### 7.1.4 Macro Definition Documentation

### 7.1.4.1 CIN\_CONFIG\_MAX\_TIMING\_DATA

#define CIN\_CONFIG\_MAX\_TIMING\_DATA 880

Max = 55 per state, 16 states

#### 7.1.4.2 CIN\_CONFIG\_MAX\_TIMING\_MODES

#define CIN\_CONFIG\_MAX\_TIMING\_MODES 10

states max

#### 7.1.4.3 CIN\_CONFIG\_MAX\_TIMING\_NAME

#define CIN\_CONFIG\_MAX\_TIMING\_NAME 40

Max characters for timing name

#### 7.1.4.4 CIN CTL BIAS OFFSET

#define CIN\_CTL\_BIAS\_OFFSET 0x0030

Offset in address to read bias

## 7.2 src/cin\_register\_map.h File Reference

#### **Macros**

- #define REG\_COMMAND 0x0001
- #define REG\_READ\_ADDRESS 0x0002
- #define REG\_STREAM\_TYPE 0x0003
- #define CMD FCLK 125 0xB000
- #define CMD\_FCLK\_200 0x7000
- #define CMD FCLK 250 0x3000
- #define REG\_IF\_MAC0 0x0010
- #define REG\_IF\_MAC1 0x0011
- #define REG IF MAC2 0x0012
- #define REG\_IF\_IP0 0x0013
- #define REG\_IF\_IP1 0x0014
- #define REG\_IF\_CMD\_PORT\_NUM 0x001A
- #define **REG\_IF\_STREAM\_IN\_PORT\_NUM** 0x001C
- #define REG\_IF\_STREAM\_OUT\_PORT\_NUM 0x001D
- #define REG\_ETH\_RESET 0x0020
- #define REG\_ETH\_ENABLE 0x0021
- #define REG\_PHY1\_MDIO\_CMD 0x0022
- #define REG PHY1 MDIO CMD DATA 0x0023
- #define REG\_PHY1\_MDIO\_STATUS 0x0024
- #define REG PHY1 MDIO RD ADDR 0x0025
- #define REG\_PHY1\_MDIO\_RD\_DATA 0x0026
- #define REG\_MAC\_CFG\_VECTOR1 0x0027
- #define REG\_PHY2\_MDIO\_CMD 0x0028
- #define REG\_PHY2\_MDIO\_CMD\_DATA 0x0029
- #define REG PHY2 MDIO STATUS 0x002A
- #define REG PHY2 MDIO RD ADDR 0x002B
- #define REG PHY2 MDIO RD DATA 0x002C
- #define REG\_MAC\_CFG\_VECTOR2 0x002D
- #define CMD\_PS\_ENABLE 0x0021
- #define CMD\_PS\_POWERDOWN 0x0022
- #define REG\_PS\_ENABLE 0x0030
- #define REG PS SYNC DIV0 0x0031
- #define REG PS SYNC DIV1 0x0032
- #define REG PS SYNC DIV2 0x0033
- #define REG\_PS\_SYNC\_DIV3 0x0034

- #define REG PS SYNC DIV4 0x0035
- #define CMD\_PROGRAM\_FRAME 0x0041
- #define REG\_FRM\_RESET 0x0036
- #define REG\_FRM\_10GbE\_SEL 0x0037;
- #define CMD ENABLE CLKS 0x0031
- #define CMD DISABLE CLKS 0x0032
- #define REG CLOCK EN REG 0x0038
- #define REG\_SI570\_REG0 0x0039
- #define REG\_SI570\_REG1 0x003A
- #define REG SI570 REG2 0x003B
- #define REG SI570 REG3 0x003C
- #define CMD MON STOP 0x0011
- #define CMD MON START 0x0012
- #define REG\_VMON\_ADC1\_CH1 0x0040 /\* V12P\_BUS Voltage Monitor \*/
- #define REG\_IMON\_ADC1\_CH0 0x0041 /\* V12P\_BUS Current Monitor \*/
- #define REG VMON ADC0 CH5 0x0042 /\* V3P3 MGMT Voltage Monitor \*/
- #define REG IMON ADC0 CH5 0x0043 /\* V3P3 MGMT Current Monitor \*/
- #define REG VMON ADC0 CH4 0x0044 /\* V3P3 S3E Voltage Monitor \*/
- #define REG IMON ADC0 CH4 0x0045 /\* V3P3 S3E Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH7 0x0046 /\* V2P5\_MGMT Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CH7 0x0047 /\* V2P5\_MGMT Current Monitor \*/
- #define REG VMON ADC0 CH6 0x0048 /\* V1P8 MGMT Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CH6 0x0049 /\* V1P8\_MGMT Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH2 0x004A /\* V1P2\_MGMT Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CH2 0x004B /\* V1P2\_MGMT Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH3 0x004C /\* V1P0\_ENET Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CH3 0x004D /\* V1P0\_ENET Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH8 0x004E /\* V3P3\_GEN Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CH8 0x004F /\* V3P3\_GEN Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH9 0x0050 /\* V2P5\_GEN Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CH9 0x0051 /\* V2P5\_GEN Current Monitor \*/
- #define REG\_VMON\_ADC0\_CHE 0x0052 /\* V0P9\_V6 Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CHE 0x0053 /\* V0P9\_V6 Current Monitor \*/
- #define REG\_VMON\_ADC0\_CHD 0x0054 /\* V2P5\_V6 Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CHD 0x0055 /\* V2P5\_V6 Current Monitor \*/
   #define REG\_VMON\_ADC0\_CHB 0x0056 /\* V1P0 V6 Voltage Monitor \*/
- #define REG IMON ADCO CHB 0x0057 /\* V1P0 V6 Current Monitor \*/
- #define REG\_VMON\_ADC0\_CHC 0x0058 /\* V1P2\_V6 Voltage Monitor \*/
- #define REG IMON ADCO CHC 0x0059 /\* V1P2 V6 Current Monitor \*/
- #define REG\_VMON\_ADCO\_CHF 0x0053 /\* V11 2\_V0 Current Monitor \*/
   #define REG\_VMON\_ADCO\_CHF 0x005A /\* V5P0\_FP Voltage Monitor (1/2) \*/
- #define REG IMON ADC0 CHF 0x005B /\* V5P0 FP Current Monitor (1/2) \*/
- #define REG DCM STATUS 0x0080
- #define REG\_FPGA\_STATUS 0x0081
- #define REG\_BOARD\_ID 0x008D
- #define REG\_HW\_SERIAL\_NUM 0x008E
- #define REG FPGA VERSION 0x008F
- #define REG\_SANDBOX\_REG00 0x00F0
- #define REG SANDBOX REG01 0x00F1
- #define REG SANDBOX REG02 0x00F2
- #define REG\_SANDBOX\_REG03 0x00F3
- #define REG\_SANDBOX\_REG04 0x00F4
- #define REG\_SANDBOX\_REG05 0x00F5
- #define REG\_SANDBOX\_REG06 0x00F6
- #define REG\_SANDBOX\_REG07 0x00F7
- #define REG\_SANDBOX\_REG08 0x00F8

- #define REG SANDBOX REG09 0x00F9
- #define REG SANDBOX REG0A 0x00FA
- #define REG\_SANDBOX\_REG0B 0x00FB
- #define REG SANDBOX REGOC 0x00FC
- #define REG\_SANDBOX\_REG0D 0x00FD
- #define REG SANDBOX REG0E 0x00FE
- #define REG SANDBOX REG0F 0x00FF
- #define REG\_FRM\_COMMAND 0x8001
- #define REG\_FRM\_READ\_ADDRESS 0x8002
- #define REG FRM STREAM TYPE 0x8003
- #define CMD\_SEND\_SYNC\_PULSE 0x0100
- #define CMD SYNC DETECTOR2READOUT 0x0101
- #define CMD WR CCD BIAS REG 0x0102
- #define CMD WR CCD CLOCK REG 0x0103
- #define CMD\_SEND\_FCRIC\_CONFIG 0x0105
- #define CMD RESET FRAME COUNT 0x0106
- #define REG IF MAC FAB1B0 0x8010
- #define REG IF MAC FAB1B1 0x8011
- #define REG IF MAC FAB1B2 0x8012
- #define REG\_IF\_IP\_FAB1B0 0x8013
- #define REG\_IF\_IP\_FAB1B1 0x8014
- #define REG IF CMD PORT NUM FAB1B 0x8015
- #define REG IF STREAM IN PORT NUM FAB1B 0x8016
- #define REG\_IF\_STREAM\_OUT\_PORT\_NUM\_FAB1B 0x8017
- #define REG XAUI FAB1B 0x8018
- #define REG\_MAC\_CONFIG\_VEC\_FAB1B0 0x8019
- #define REG\_MAC\_CONFIG\_VEC\_FAB1B1 0x801A
- #define REG MAC STATS1 FAB1B0 0x801B
- #define REG MAC STATS1 FAB1B1 0x801C
- #define REG MAC STATS2 FAB1B0 0x801D
- #define REG MAC STATS2 FAB1B1 0x801E
- #define REG IF MAC FAB2B0 0x8020
- #define REG\_IF\_MAC\_FAB2B1 0x8021
- #define REG\_IF\_MAC\_FAB2B2 0x8022
- #define REG\_IF\_IP\_FAB2B0 0x8023
- #define REG IF IP FAB2B1 0x8024
- #define REG\_IF\_CMD\_PORT\_NUM\_FAB2B 0x8025
- #define REG IF STREAM IN PORT NUM FAB2B 0x8026
- #define REG IF STREAM OUT PORT NUM FAB2B 0x8027
- #define REG\_XAUI\_FAB2B 0x8028
- #define REG MAC CONFIG VEC FAB2B0 0x8029
- #define REG\_MAC\_CONFIG\_VEC\_FAB2B1 0x802A
- #define REG\_MAC\_STATS1\_FAB2B0 0x802B
- #define REG\_MAC\_STATS1\_FAB2B1 0x802C
- #define REG\_MAC\_STATS2\_FAB2B0 0x802D
- #define REG MAC STATS2 FAB2B1 0x802E
- #define REG SRAM COMMAND 0x8030
- #define REG SRAM START ADDR1 0x8031
- #define REG\_SRAM\_START\_ADDR0 0x8032
- #define REG\_SRAM\_STOP\_ADDR1 0x8033
- #define REG SRAM STOP ADDR0 0x8034
- #define REG\_SRAM\_FRAME\_DATA\_OUT1 0x8035
- #define REG\_SRAM\_FRAME\_DATA\_OUT0 0x8036
- #define REG\_SRAM\_FRAME\_DATA\_IN1 0x8037
- #define REG SRAM FRAME DATA IN0 0x8038

- #define REG SRAM FRAME DV 0x8039
- #define REG\_SRAM\_STATUS1 0x803A
- #define REG\_SRAM\_STATUS0 0x803B
- #define CMD FCLK COMMIT 0x0012
- #define REG FCLK I2C ADDRESS 0x8040
- #define REG\_FCLK\_I2C\_DATA\_WR 0x8041
- #define REG FCLK I2C DATA RD 0x8042
- #define REG\_TRIGGERSELECT\_REG 0x8050
- #define REG\_TRIGGERMASK\_REG\_0x8051
- #define REG CCDFCLKSELECT REG 0x8052
- #define REG CDICLKDISABLE REG 0x8053
- #define REG FCLK SET0 0xB007
- #define REG FCLK SET1 0xB008
- #define REG\_FCLK\_SET2 0xB009
- #define REG\_FCLK\_SET3 0xB00A
- #define REG FCLK SET4 0xB00B
- #define REG FCLK SET5 0xB00C
- #define REG FRM DCM STATUS 0x8080
- #define REG FRM FPGA STATUS 0x8081
- #define REG FRM BOARD ID 0x808D
- #define REG\_FRM\_HW\_SERIAL\_NUM 0x808E
- #define REG\_FRM\_FPGA\_VERSION 0x808F
- #define REG FRM SANDBOX REG00 0x80F0
- #define REG FRM SANDBOX REG01 0x80F1
- #define REG FRM SANDBOX REG02 0x80F2
- #define REG\_FRM\_SANDBOX\_REG03 0x80F3
- #define REG FRM SANDBOX REG04 0x80F4
- #define REG\_FRM\_SANDBOX\_REG05 0x80F5
- #define REG\_FRM\_SANDBOX\_REG06 0x80F6
- #define REG\_FRM\_SANDBOX\_REG07 0x80F7
- #define REG\_FRM\_SANDBOX\_REG08 0x80F8
- #define REG\_FRM\_SANDBOX\_REG09 0x80F9
   #define REG\_FRM\_SANDBOX\_REG0A 0x80FA
- #define REG FRM SANDBOX REG0B 0x80FB
- #define REG FRM SANDBOX REGOC 0x80FC
- #define REG FRM SANDBOX REGOD 0x80FD
- #define REG FRM SANDBOX REG0E 0x80FE
- #define REG FRM SANDBOX REG0F 0x80FF
- #define REG DETECTOR REVISION REG 0x8100
- #define REG DETECTOR CONFIG REG1 0x8101
- #define REG\_DETECTOR\_CONFIG\_REG2 0x8102
- #define REG\_DETECTOR\_CONFIG\_REG3 0x8103
- #define REG\_DETECTOR\_CONFIG\_REG4 0x8104
- #define REG\_DETECTOR\_CONFIG\_REG5 0x8105
- #define **REG\_DETECTOR\_CONFIG\_REG6** 0x8106
- #define REG\_DETECTOR\_CONFIG\_REG7 0x8107
- #define REG\_DETECTOR\_CONFIG\_REG8 0x8108
- #define REG IMG PROC REVISION REG 0x8120
- #define REG\_IMG\_PROC\_CONFIG\_REG1 0x8121
- #define REG\_IMG\_PROC\_CONFIG\_REG2 0x8122
- #define REG IMG PROC CONFIG REG3 0x8123
- #define REG\_IMG\_PROC\_CONFIG\_REG4 0x8124
- #define REG\_IMG\_PROC\_CONFIG\_REG5 0x8125
- #define REG\_IMG\_PROC\_CONFIG\_REG6 0x8126
- #define REG\_IMG\_PROC\_CONFIG\_REG7 0x8127

- #define REG IMG PROC CONFIG REG8 0x8128
- #define REG BIASANDCLOCKREGISTERADDRESS 0x8200
- #define REG\_BIASANDCLOCKREGISTERDATA 0x8201
- #define REG\_CLOCKREGISTERDATAOUT 0x8202
- #define REG BIASREGISTERDATAOUT 0x8203
- #define REG BIASCONFIGREGISTER0 REG 0x8204
- #define REG CLOCKCONFIGREGISTER0 REG 0x8205
- #define REG\_BIASPARAM\_READ\_START 0x3000
- #define REG EXPOSURETIMEMSB REG 0x8206
- #define REG\_EXPOSURETIMELSB\_REG\_0x8207
- #define REG\_ALTEXPOSURETIMEMSB\_REG 0x8306
- #define REG\_ALTEXPOSURETIMELSB\_REG\_0x8307
- #define REG\_TRIGGERREPETITIONTIMEMSB\_REG\_0x8208
- #define REG\_TRIGGERREPETITIONTIMELSB\_REG\_0x8209
- #define REG DELAYTOEXPOSUREMSB REG 0x820A
- #define REG\_DELAYTOEXPOSURELSB\_REG\_0x820B
- #define REG NUMBEROFEXPOSURE REG 0x820C
- #define REG SHUTTERTIMEMSB REG 0x820D
- #define REG SHUTTERTIMELSB REG 0x820E
- #define REG DELAYTOSHUTTERMSB REG 0x820F
- #define REG DELAYTOSHUTTERLSB REG 0x8210
- #define REG FCRIC MASK REG1 0x8211
- #define REG\_FCRIC\_MASK\_REG2 0x8212
- #define REG FCRIC MASK REG3 0x8213
- #define REG LVDS OVERFLOW ERROR REG1 0x8214
- #define REG\_LVDS\_OVERFLOW\_ERROR\_REG2 0x8215
- #define REG LVDS OVERFLOW ERROR REG3 0x8216
- #define REG\_LVDS\_PARITY\_ERROR\_REG1 0x8217
- #define REG\_LVDS\_PARITY\_ERROR\_REG2 0x8218
- #define REG LVDS PARITY ERROR REG3 0x8219
- #define REG\_LVDS\_STOP\_BIT\_ERROR\_REG1\_0x821A
- #define REG\_LVDS\_STOP\_BIT\_ERROR\_REG2 0x821B
- #define REG\_LVDS\_STOP\_BIT\_ERROR\_REG3 0x821C
- #define REG FCRIC WRITE0 REG 0x821D
- #define REG FCRIC WRITE1 REG 0x821E
- #define REG\_FCRIC\_WRITE2\_REG 0x821F
- #define REG\_FCRIC\_READ0\_REG 0x8220
- #define REG\_FCRIC\_READ1\_REG 0x8221
- #define REG FCRIC READ2 REG 0x8222
- #define REG\_DEBUGVIDEO0\_REG 0x8223
- #define REG\_DEBUGVIDEO1\_REG\_0x8224
- #define REG\_DEBUGVIDEO2\_REG 0x8225
- #define REG\_DEBUGVIDEO3\_REG 0x8226
- #define REG\_DEBUGVIDEO4\_REG 0x8227
- #define REG DEBUGVIDEO5 REG 0x8228
- #define REG DEBUGVIDEO6 REG 0x8229
- #define REG\_DEBUGVIDEO7\_REG 0x822A
- #define REG\_DEBUGVIDEO8\_REG 0x822B
- #define REG\_DEBUGVIDEO9\_REG 0x822C
- #define REG\_DEBUGVIDEO10\_REG 0x822D
- #define REG\_DEBUGVIDEO11\_REG 0x822E
- #define REG\_DEBUGCOUNTER00\_REG 0x822F
- #define REG\_DEBUGCOUNTER01\_REG 0x8230
- #define REG\_DEBUGCOUNTER02\_REG 0x8231
- #define REG\_DEBUGCOUNTER03\_REG 0x8232
- #define REG DEBUGCOUNTER04 REG 0x8233
- #define CMD READ REG 0x0001

#### 7.2.1 Detailed Description

<

**Author** 

Stuart B. Wilkins swilkins@bnl.gov

#### 7.2.2 LICENSE

Copyright (c) 2014, Brookhaven Science Associates, Brookhaven National Laboratory All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

The views and conclusions contained in the software and documentation are those of the authors and should not be interpreted as representing official policies, either expressed or implied, of the FreeBSD Project.

#### 7.2.3 DESCRIPTION

Control and Frame FPGA Register Map

#### **7.2.4 TIMING**

The exposure time is set through the REG\_EXPOSURETIMEMSB\_REG and REG\_EXPOSURETIMELSB\_REG registers. Their value in wall time depends on the fclk frequency. At 200 MHz fclk a register value of 0x00000001 corresponds to 20 us. At 125 MHz, a value of 0x00000001 corresponds to 32 us.

#### 7.2.5 Macro Definition Documentation

#### 7.2.5.1 CMD\_DISABLE\_CLKS

#define CMD\_DISABLE\_CLKS 0x0032

Disable Frame FPGA clock crystals

7.2.5.2 CMD\_ENABLE\_CLKS

#define CMD\_ENABLE\_CLKS 0x0031

Enable selected Frame FPGA clock crystals

7.2.5.3 CMD\_FCLK\_250

#define CMD\_FCLK\_250 0x3000

Ethernet Interface

7.2.5.4 CMD\_FCLK\_COMMIT

#define CMD\_FCLK\_COMMIT 0x0012

Start I2C Write/Read

7.2.5.5 CMD\_MON\_START

#define CMD\_MON\_START 0x0012

Start voltage and current monitor

7.2.5.6 CMD\_MON\_STOP

#define CMD\_MON\_STOP 0x0011

Stop voltage and current monitor

7.2.5.7 CMD\_PS\_ENABLE

#define CMD\_PS\_ENABLE 0x0021

**Enable Selected Power Modules** 

7.2.5.8 CMD\_PS\_POWERDOWN

#define CMD\_PS\_POWERDOWN  $0 \times 0022$ 

Start power down sequence

7.2.5.9 CMD\_READ\_REG

#define CMD\_READ\_REG 0x0001

Read Register CIN\_REGISTER\_MAP\_H

7.2.5.10 CMD\_RESET\_FRAME\_COUNT

#define CMD\_RESET\_FRAME\_COUNT 0x0106

RESET STATISTICS/DEBUG COUNTERS Ethernet Interface

7.2.5.11 CMD\_SEND\_FCRIC\_CONFIG

#define CMD\_SEND\_FCRIC\_CONFIG 0x0105

SEND CONFIG DATA TO FRIC

7.2.5.12 CMD\_SEND\_SYNC\_PULSE

#define CMD\_SEND\_SYNC\_PULSE 0x0100

ISSUES A SYNC PULSE

7.2.5.13 CMD\_SYNC\_DETECTOR2READOUT

#define CMD\_SYNC\_DETECTOR2READOUT 0x0101

COMMAND TO SYNC DETECTOR AND READOUT (SEE IMAGE PROCESSING)

7.2.5.14 CMD\_WR\_CCD\_BIAS\_REG

#define CMD\_WR\_CCD\_BIAS\_REG 0x0102

WRITE CCD BIAS REGISTERS

7.2.5.15 CMD\_WR\_CCD\_CLOCK\_REG

#define CMD\_WR\_CCD\_CLOCK\_REG 0x0103

WRITE CCD CLOCK REGISTER

7.2.5.16 REG\_BIASCONFIGREGISTER0\_REG

#define REG\_BIASCONFIGREGISTER0\_REG 0x8204

Clock Static Registers

Generated by Doxygen

#### 7.2.5.17 REG\_BIASREGISTERDATAOUT

#define REG\_BIASREGISTERDATAOUT 0x8203

Bias Static Registers

7.2.5.18 REG\_CLOCK\_EN\_REG

#define REG\_CLOCK\_EN\_REG 0x0038

Clock Enable Register Programmable Si570 Clock Registers

7.2.5.19 REG\_CLOCKCONFIGREGISTER0\_REG

#define REG\_CLOCKCONFIGREGISTER0\_REG 0x8205

Bias Voltage

7.2.5.20 REG\_COMMAND

#define REG\_COMMAND 0x0001

< Command Registers

7.2.5.21 REG\_DEBUGCOUNTER04\_REG

#define REG\_DEBUGCOUNTER04\_REG 0x8233

\_\_\_\_\_

**CIN Commands** 

Common Commands

7.2.5.22 REG\_DELAYTOSHUTTERLSB\_REG

#define REG\_DELAYTOSHUTTERLSB\_REG 0x8210

Digitizer Registers

7.2.5.23 REG\_ETH\_ENABLE

#define REG\_ETH\_ENABLE 0x0021

Enable Eth Hardware 1=Rx, 2=Tx, 3=Both

#### 7.2.5.24 REG\_ETH\_RESET

#define REG\_ETH\_RESET 0x0020

Reset Eth Hardware 1=Rx, 2=Tx, 3=Both

## 7.2.5.25 REG\_EXPOSURETIMELSB\_REG

#define REG\_EXPOSURETIMELSB\_REG 0x8207

Exposure time LSB

#### 7.2.5.26 REG\_EXPOSURETIMEMSB\_REG

#define REG\_EXPOSURETIMEMSB\_REG 0x8206

Exposure time MSB

#### 7.2.5.27 REG\_FCLK\_I2C\_ADDRESS

#define REG\_FCLK\_I2C\_ADDRESS 0x8040

[ Slave Address(7), RD/WRn(1), Reg Adress(8) ] Slave adddress Hx58 -> HxB when shifted up by 1

#### 7.2.5.28 REG\_FCLK\_I2C\_DATA\_RD

#define REG\_FCLK\_I2C\_DATA\_RD 0x8042

[ Read Failed (1), Write Failed(1), Toggle bit(1), 0(5), Read Data (8) ]

#### 7.2.5.29 REG\_FCLK\_I2C\_DATA\_WR

#define REG\_FCLK\_I2C\_DATA\_WR 0x8041

[ Clock Select(2), Clock Enable (1), 0(5), Write Data (8) ] Clock Select: (00): 250 MHz (01): 200 MHz (10): FPGA FCRIC Clk (11): Si570 Programmable

#### 7.2.5.30 REG\_FCLK\_SET5

#define REG\_FCLK\_SET5 0xB00C

#### FRM Status

#### 7.2.5.31 REG\_FPGA\_VERSION

#define REG\_FPGA\_VERSION 0x008F

Sandbox Registers

7.2.5.32 REG\_FRM\_10GbE\_SEL

#define REG\_FRM\_10GbE\_SEL 0x0037;

10GbE Link Select Clock Enables

7.2.5.33 REG\_FRM\_FPGA\_VERSION

#define REG\_FRM\_FPGA\_VERSION 0x808F

Sandbox Registers

7.2.5.34 REG\_FRM\_RESET

#define REG\_FRM\_RESET 0x0036

Frame Reset

7.2.5.35 REG\_FRM\_SANDBOX\_REG0F

#define REG\_FRM\_SANDBOX\_REG0F 0x80FF

Image Processing Registers

7.2.5.36 REG\_FRM\_STREAM\_TYPE

#define REG\_FRM\_STREAM\_TYPE 0x8003

List of Commands

7.2.5.37 REG\_IMON\_ADC0\_CHF

#define REG\_IMON\_ADCO\_CHF 0x005B /\* V5P0\_FP Current Monitor (1/2) \*/

Status Registers

7.2.5.38 REG\_MAC\_CFG\_VECTOR1

#define REG\_MAC\_CFG\_VECTOR1 0x0027

Ethernet Hardware Conf

7.2.5.39 REG\_MAC\_CFG\_VECTOR2

#define REG\_MAC\_CFG\_VECTOR2 0x002D

Ethernet Hardware Conf Power Supply Control

7.2.5.40 REG\_MAC\_STATS2\_FAB2B1

#define REG\_MAC\_STATS2\_FAB2B1 0x802E

**SRAM Test Interface** 

7.2.5.41 REG\_PHY1\_MDIO\_CMD

#define REG\_PHY1\_MDIO\_CMD 0x0022

Start(1), RnW(1), WDRd(1), PHY Addr(5), REG Addr(5)

7.2.5.42 REG\_PS\_ENABLE

#define REG\_PS\_ENABLE 0x0030

Power Supply Enable:

7.2.5.43 REG\_PS\_SYNC\_DIV0

 $\#define REG_PS_SYNC_DIV0 0x0031$ 

2.5V Gen

7.2.5.44 REG\_PS\_SYNC\_DIV1

#define REG\_PS\_SYNC\_DIV1 0x0032

3.3V Gen

7.2.5.45 REG\_PS\_SYNC\_DIV2

#define REG\_PS\_SYNC\_DIV2 0x0033

2.5V Frame

7.2.5.46 REG\_PS\_SYNC\_DIV3

#define REG\_PS\_SYNC\_DIV3 0x0034

0.9V Frame

Generated by Doxygen

#### 7.2.5.47 REG\_PS\_SYNC\_DIV4

#define REG\_PS\_SYNC\_DIV4 0x0035

5.0V FP Frame FPGA Control

#### 7.2.5.48 REG\_SANDBOX\_REG0F

#define REG\_SANDBOX\_REGOF 0x00FF

-----< Frame FPGA Registers > Command Registers

#### 7.2.5.49 REG\_SI570\_REG3

#define REG\_SI570\_REG3 0x003C

**Power Monitor Registers** 

#### 7.2.5.50 REG SRAM COMMAND

#define REG\_SRAM\_COMMAND 0x8030

1 bit [0] >> Read NOT Write 2 bits [3:2] >> Modes: - Single RW 0x00 - Burst RW 0x01 - Test/Diagnostic 10 - Sleep 11 1 bit [4] >> start/stop

#### 7.2.5.51 REG\_SRAM\_STATUS0

#define REG\_SRAM\_STATUS0 0x803B

Programmable Clock

#### 7.2.5.52 REG\_STREAM\_TYPE

#define REG\_STREAM\_TYPE 0x0003

FCLK Values

#### 7.2.5.53 REG\_TRIGGERMASK\_REG

#define REG\_TRIGGERMASK\_REG 0x8051

[00]==SW Trigger, [01]==FP TrigIn2, [10]==FP TrigIn1, [11]==FP TrigIn1OR2

#### 7.2.5.54 REG\_TRIGGERREPETITIONTIMELSB\_REG

#define REG\_TRIGGERREPETITIONTIMELSB\_REG 0x8209

Trigger Cycle Time LSB

#### 7.2.5.55 REG\_TRIGGERREPETITIONTIMEMSB\_REG

#define REG\_TRIGGERREPETITIONTIMEMSB\_REG 0x8208

Trigger Cycle Time MSB

# Index

CIN Control Bias Routines, 20	cin_register_map.h, 50
CIN Control Timing Routines, 21	CMD_RESET_FRAME_COUNT
cin_config_get_current_timing_name, 21	cin_register_map.h, 51
cin_config_get_timing_name, 21	CMD_SEND_FCRIC_CONFIG
CIN Data Framestore Functions, 25	cin_register_map.h, 51
cin_data_framestore_disable, 25	CMD_SEND_SYNC_PULSE
cin_data_framestore_skip, 25	cin_register_map.h, 51
cin_data_framestore_trigger, 26	CMD_SYNC_DETECTOR2READOUT
cin_data_framestore_trigger_enable, 26	cin_register_map.h, 51
cin_data_get_framestore_counter, 26	CMD_WR_CCD_BIAS_REG
CIN Data Initialization Routines, 22	cin_register_map.h, 51
cin_data_destroy, 22	CMD_WR_CCD_CLOCK_REG
cin_data_init, 22	cin_register_map.h, 51
CIN FCLK Configuration Routines, 18	Cin Control Initialization Routines, 9
cin_ctl_get_fclk, 18	cin_ctl_destroy, 9
cin_ctl_set_fclk, 18	cin_ctl_init, 10
CIN Firmware Upload Routines, 16	cin_ctl_set_msg_callback, 10
cin_ctl_load_config, 16	cin_data_send_magic, 11
cin_ctl_load_firmware, 16	Cin Control Read/Rwite Routines, 12
cin_ctl_load_firmware_data, 16	cin_ctl_read, 12
cin ctl load firmware file, 17	cin_ctl_stream_write, 12
CIN Status Routines, 19	cin_ctl_write, 13
cin_ctl_get_cfg_fpga_status, 19	cin_ctl_write_with_readback, 13
cin ctl get id, 19	Cin Power Routines, 15
CIN_CONFIG_MAX_TIMING_DATA	cin_ctl_fo_test_pattern, 15
cin.h, 43	cin_ctl_fp_pwr, 15
CIN_CONFIG_MAX_TIMING_MODES	cin_ctl_pwr, 15
cin.h, 43	cin.h
CIN_CONFIG_MAX_TIMING_NAME	CIN_CONFIG_MAX_TIMING_DATA, 43
cin.h, 43	CIN CONFIG MAX TIMING MODES, 43
CIN_CTL_BIAS_OFFSET	CIN_CONFIG_MAX_TIMING_NAME, 43
cin.h, 44	CIN CTL BIAS OFFSET, 44
CMD_DISABLE_CLKS	cin config get current timing name
cin_register_map.h, 49	CIN Control Timing Routines, 21
CMD ENABLE CLKS	cin config get timing name
cin_register_map.h, 50	CIN Control Timing Routines, 21
CMD FCLK 250	cin_config_timing, 29
cin_register_map.h, 50	cols, 29
CMD_FCLK_COMMIT	data, 29
cin_register_map.h, 50	data_len, 29
CMD MON START	fclk_freq, 29
cin_register_map.h, 50	framestore, 30
CMD_MON_STOP	name, 30
cin_register_map.h, 50	overscan, 30
CMD_PS_ENABLE	rows, 30
cin_register_map.h, 50	cin_ctl, 30
CMD PS POWERDOWN	fclk_time_factor, 31
cin_register_map.h, 50	cin_ctl_destroy
CMD_READ_REG	Cin Control Initialization Routines, 9
_	

58 INDEX

cin_ctl_fo_test_pattern	cin_data_send_magic
Cin Power Routines, 15	Cin Control Initialization Routines, 11
cin_ctl_fp_pwr	cin_data_stats, 35
Cin Power Routines, 15	cin_data_threads, 35
cin_ctl_get_cfg_fpga_status	cin_map_t, 35
CIN Status Routines, 19	cin_port, 36
cin_ctl_get_fclk	cin_register_map.h
CIN FCLK Configuration Routines, 18	CMD_DISABLE_CLKS, 49
cin_ctl_get_id	CMD_ENABLE_CLKS, 50
CIN Status Routines, 19	CMD_FCLK_250, 50
cin_ctl_id, 31	CMD_FCLK_COMMIT, 50
cin_ctl_init	CMD_MON_START, 50
Cin Control Initialization Routines, 10	CMD_MON_STOP, 50
cin_ctl_listener, 31	CMD_PS_ENABLE, 50
cin_ctl_load_config	CMD_PS_POWERDOWN, 50
CIN Firmware Upload Routines, 16	CMD_READ_REG, 50
cin_ctl_load_firmware	CMD_RESET_FRAME_COUNT, 51
CIN Firmware Upload Routines, 16	CMD_SEND_FCRIC_CONFIG, 51
cin_ctl_load_firmware_data	CMD_SEND_SYNC_PULSE, 51
CIN Firmware Upload Routines, 16	CMD_SYNC_DETECTOR2READOUT, 51
cin_ctl_load_firmware_file	CMD_WR_CCD_BIAS_REG, 51
CIN Firmware Upload Routines, 17	CMD_WR_CCD_CLOCK_REG, 51
cin_ctl_pwr	REG_BIASCONFIGREGISTER0_REG, 51
Cin Power Routines, 15	REG_BIASREGISTERDATAOUT, 51
cin_ctl_pwr_mon_t, 32	REG_CLOCK_EN_REG, 52
cin_ctl_pwr_val, 32	REG_CLOCKCONFIGREGISTER0_REG, 52
cin_ctl_read	REG_COMMAND, 52
Cin Control Read/Rwite Routines, 12	REG_DEBUGCOUNTER04_REG, 52
cin_ctl_set_fclk	REG_DELAYTOSHUTTERLSB_REG, 52
CIN FCLK Configuration Routines, 18	REG_ETH_ENABLE, 52
cin_ctl_set_msg_callback	REG_ETH_RESET, 52
Cin Control Initialization Routines, 10	REG_EXPOSURETIMELSB_REG, 53
cin_ctl_stream_write	REG_EXPOSURETIMEMSB_REG, 53
Cin Control Read/Rwite Routines, 12	REG_FCLK_I2C_ADDRESS, 53
cin_ctl_write	REG_FCLK_I2C_DATA_RD, 53
Cin Control Read/Rwite Routines, 13	REG_FCLK_I2C_DATA_WR, 53
cin_ctl_write_with_readback	REG_FCLK_SET5, 53
Cin Control Read/Rwite Routines, 13	REG_FPGA_VERSION, 53
cin_data, 32	REG_FRM_10GbE_SEL, 54
cin_data_callbacks, 33	REG_FRM_FPGA_VERSION, 54
cin_data_descramble_map_t, 33	REG_FRM_RESET, 54
cin_data_destroy	REG_FRM_SANDBOX_REG0F, 54
CIN Data Initialization Routines, 22	REG_FRM_STREAM_TYPE, 54
cin_data_frame, 34	REG_IMON_ADC0_CHF, 54
cin_data_framestore_disable	REG_MAC_CFG_VECTOR1, 54
CIN Data Framestore Functions, 25	REG_MAC_CFG_VECTOR2, 54
cin_data_framestore_skip	REG_MAC_STATS2_FAB2B1, 55
CIN Data Framestore Functions, 25	REG_PHY1_MDIO_CMD, 55
cin_data_framestore_trigger	REG_PS_ENABLE, 55
CIN Data Framestore Functions, 26	REG_PS_SYNC_DIV0, 55
cin_data_framestore_trigger_enable	REG_PS_SYNC_DIV1, 55
CIN Data Framestore Functions, 26	REG_PS_SYNC_DIV2, 55
cin_data_get_framestore_counter	REG_PS_SYNC_DIV3, 55
CIN Data Framestore Functions, 26	REG_PS_SYNC_DIV4, 55
cin_data_init	REG_SANDBOX_REG0F, 56
CIN Data Initialization Routines, 22	REG_SI570_REG3, 56
cin_data_packet, 34	REG_SRAM_COMMAND, 56
cin_data_proc, 34	REG_SRAM_STATUS0, 56

INDEX 59

REG_STREAM_TYPE, 56 REG_TRIGGERMASK_REG, 56	cin_register_map.h, 54 REG_FRM_FPGA_VERSION
REG_TRIGGERREPETITIONTIMELSB_REG, 56 REG_TRIGGERREPETITIONTIMEMSB_REG, 56	cin_register_map.h, 54 REG_FRM_RESET
cols cin_config_timing, 29	cin_register_map.h, 54 REG_FRM_SANDBOX_REG0F
data	cin_register_map.h, 54 REG_FRM_STREAM_TYPE
cin_config_timing, 29 data_len	cin_register_map.h, 54 REG_IMON_ADC0_CHF
cin_config_timing, 29	cin_register_map.h, 54 REG_MAC_CFG_VECTOR1
fclk_freq	cin_register_map.h, 54
cin_config_timing, 29	REG_MAC_CFG_VECTOR2
fclk_time_factor	cin_register_map.h, 54
cin_ctl, 31	REG_MAC_STATS2_FAB2B1
fifo, 36	cin_register_map.h, 55
framestore	REG_PHY1_MDIO_CMD
cin_config_timing, 30	cin_register_map.h, 55 REG_PS_ENABLE
name	cin_register_map.h, 55
cin_config_timing, 30	REG_PS_SYNC_DIV0
overscan	cin_register_map.h, 55
cin_config_timing, 30	REG_PS_SYNC_DIV1
3, 11	cin_register_map.h, 55
REG_BIASCONFIGREGISTER0_REG	REG_PS_SYNC_DIV2 cin_register_map.h, 55
cin_register_map.h, 51	REG_PS_SYNC_DIV3
REG_BIASREGISTERDATAOUT	cin_register_map.h, 55
cin_register_map.h, 51	REG_PS_SYNC_DIV4
REG_CLOCK_EN_REG	cin_register_map.h, 55
cin_register_map.h, 52	REG_SANDBOX_REG0F
REG_CLOCKCONFIGREGISTER0_REG	cin_register_map.h, 56
cin_register_map.h, 52	REG_SI570_REG3
REG_COMMAND	cin_register_map.h, 56
cin_register_map.h, 52	REG_SRAM_COMMAND
REG_DEBUGCOUNTER04_REG	cin_register_map.h, 56
cin_register_map.h, 52	REG_SRAM_STATUS0
REG_DELAYTOSHUTTERLSB_REG	cin register map.h, 56
cin_register_map.h, 52	REG_STREAM_TYPE
REG_ETH_ENABLE	cin_register_map.h, 56
cin_register_map.h, 52 REG ETH RESET	REG_TRIGGERMASK_REG cin register map.h, 56
cin_register_map.h, 52	REG TRIGGERREPETITIONTIMELSB REG
REG_EXPOSURETIMELSB_REG	cin register map.h, 56
cin_register_map.h, 53	REG TRIGGERREPETITIONTIMEMSB REG
REG_EXPOSURETIMEMSB_REG	cin register map.h, 56
cin_register_map.h, 53	rows
REG_FCLK_I2C_ADDRESS	cin_config_timing, 30
cin_register_map.h, 53	5111 <u>-</u> 551111 <u>9_</u> 11111111 <u>9</u> , 66
REG_FCLK_I2C_DATA_RD	src/cin.h, 37
cin_register_map.h, 53	src/cin_register_map.h, 44
REG_FCLK_I2C_DATA_WR	
cin_register_map.h, 53	
REG_FCLK_SET5	
cin_register_map.h, 53 REG_FPGA_VERSION	
cin_register_map.h, 53	
REG_FRM_10GbE_SEL	