libcin

Generated by Doxygen 1.8.13

Contents

1	Fast	CCD Co	ommunication Library (libcin)	1
2	Mod	ule Inde	ex	3
	2.1	Module	es	3
3	Clas	s Index	c	5
	3.1	Class I	List	5
4	File	Index		7
	4.1	File Lis	st	7
5	Mod	ule Doc	cumentation	9
	5.1	Cin Co	ontrol Initialization Routines	9
		5.1.1	Detailed Description	9
		5.1.2	Function Documentation	9
			5.1.2.1 cin_ctl_destroy()	9
			5.1.2.2 cin_ctl_init()	10
			5.1.2.3 cin_data_send_magic()	10
	5.2	Cin Co	ontrol Read/Rwite Routines	11
		5.2.1	Detailed Description	11
		5.2.2	Function Documentation	11
			5.2.2.1 cin_ctl_read()	11
			5.2.2.2 cin_ctl_stream_write()	11
			5.2.2.3 cin_ctl_write()	12
			5.2.2.4 cin ctl write with readback()	12

ii CONTENTS

5.3	CIN Fi	rmware Upload Routines
	5.3.1	Detailed Description
5.4	CIN FO	CLK Configuration Routines
	5.4.1	Detailed Description
5.5	CIN St	tatus Routines
	5.5.1	Detailed Description
5.6	CIN C	ontrol Bias Routines
	5.6.1	Detailed Description
5.7	CIN C	Ontrol Timing Routines
	5.7.1	Detailed Description
5.8	CIN Da	ata Initialization Routines
	5.8.1	Detailed Description
	5.8.2	Function Documentation
		5.8.2.1 cin_data_destroy()
		5.8.2.2 cin_data_init()
5.9	CIN Da	ata Framestore Functions
	5.9.1	Detailed Description
	5.9.2	Function Documentation
		5.9.2.1 cin_data_framestore_disable()
		5.9.2.2 cin_data_framestore_skip()
		5.9.2.3 cin_data_framestore_trigger()
		5.9.2.4 cin_data_framestore_trigger_enable()
		5.9.2.5 cin_data_get_framestore_counter()

CONTENTS

6	Clas	ss Documentation	25
	6.1	cin_ctl Struct Reference	25
	6.2	cin_ctl_config Struct Reference	25
	6.3	cin_ctl_id Struct Reference	26
	6.4	cin_ctl_listener Struct Reference	26
	6.5	cin_ctl_pwr_mon_t Struct Reference	26
	6.6	cin_ctl_pwr_val Struct Reference	27
	6.7	cin_data Struct Reference	27
	6.8	cin_data_callbacks Struct Reference	28
	6.9	cin_data_frame Struct Reference	28
	6.10	cin_data_packet Struct Reference	28
	6.11	cin_data_proc Struct Reference	29
	6.12	cin_data_stats Struct Reference	29
	6.13	cin_data_threads Struct Reference	29
	6.14	cin_map_t Struct Reference	30
	6.15	cin_port Struct Reference	30
	6.16	descramble_map_t Struct Reference	30
	6.17	' fifo Struct Reference	31
_			
7	File	Documentation	33
	7.1	src/cin.h File Reference	33
		7.1.1 Detailed Description	38
		7.1.2 LICENSE	38
		7.1.3 DESCRIPTION	39
	7.2	src/cin_register_map.h File Reference	39
		7.2.1 Detailed Description	43
		7.2.2 LICENSE	44
		7.2.3 DESCRIPTION	44
		7.2.4 Macro Definition Documentation	44
		7.2.4.1 CMD_DISABLE_CLKS	44
		7.2.4.2 CMD_ENABLE_CLKS	44

iv CONTENTS

7.2.4.3	CMD_FCLK_250	45
7.2.4.4	CMD_FCLK_COMMIT	45
7.2.4.5	CMD_MON_START	45
7.2.4.6	CMD_MON_STOP	45
7.2.4.7	CMD_PS_ENABLE	45
7.2.4.8	CMD_PS_POWERDOWN	45
7.2.4.9	CMD_READ_REG	45
7.2.4.10	CMD_RESET_FRAME_COUNT	45
7.2.4.11	CMD_SEND_FCRIC_CONFIG	46
7.2.4.12	CMD_SEND_SYNC_PULSE	46
7.2.4.13	CMD_SYNC_DETECTOR2READOUT	46
7.2.4.14	CMD_WR_CCD_BIAS_REG	46
7.2.4.15	CMD_WR_CCD_CLOCK_REG	46
7.2.4.16	REG_BIASCONFIGREGISTER0_REG	46
7.2.4.17	REG_BIASREGISTERDATAOUT	46
7.2.4.18	REG_CLOCK_EN_REG	46
7.2.4.19	REG_CLOCKCONFIGREGISTER0_REG	47
7.2.4.20	REG_COMMAND	47
7.2.4.21	REG_DEBUGCOUNTER04_REG	47
7.2.4.22	REG_DELAYTOSHUTTERLSB_REG	47
7.2.4.23	REG_ETH_ENABLE	47
7.2.4.24	REG_ETH_RESET	47
7.2.4.25	REG_FCLK_I2C_ADDRESS	47
7.2.4.26	REG_FCLK_I2C_DATA_RD	48
7.2.4.27	REG_FCLK_I2C_DATA_WR	48
7.2.4.28	REG_FCLK_SET5	48
7.2.4.29	REG_FPGA_VERSION	48
7.2.4.30	REG_FRM_10GbE_SEL	48
7.2.4.31	REG_FRM_FPGA_VERSION	48
7.2.4.32	REG_FRM_RESET	48

CONTENTS

	7.2.4.33	REG_FRM_SANDBOX_REG0F	49
	7.2.4.34	REG_FRM_STREAM_TYPE	49
	7.2.4.35	REG_IMON_ADC0_CHF	49
	7.2.4.36	REG_MAC_CFG_VECTOR1	49
	7.2.4.37	REG_MAC_CFG_VECTOR2	49
	7.2.4.38	REG_MAC_STATS2_FAB2B1	49
	7.2.4.39	REG_PHY1_MDIO_CMD	49
	7.2.4.40	REG_PS_ENABLE	49
	7.2.4.41	REG_PS_SYNC_DIV0	50
	7.2.4.42	REG_PS_SYNC_DIV1	50
	7.2.4.43	REG_PS_SYNC_DIV2	50
	7.2.4.44	REG_PS_SYNC_DIV3	50
	7.2.4.45	REG_PS_SYNC_DIV4	50
	7.2.4.46	REG_SANDBOX_REG0F	50
	7.2.4.47	REG_SI570_REG3	50
	7.2.4.48	REG_SRAM_COMMAND	50
	7.2.4.49	REG_SRAM_STATUS0	51
	7.2.4.50	REG_STREAM_TYPE	51
	7.2.4.51	REG_TRIGGERMASK_REG	51
Index			53

Chapter 1

FastCCD Communication Library (libcin)

Introduction

This library, based in C is designed to control the FastCCD detector from Lawrence Berkeley National Laboratory. It controls both camera control functions and data acquisition (frame acquisition). It is separated into two distinct parts, the control part <code>,cin_ctl</code>, and the data (image) part named <code>cin_data</code>. It was written in part for use with areaDetector.

Prerequisites

The library relies on the following:

- libbsd (Used for string manipulation)
- libconfig (Used for nice config files)
- libpthread (Used for threading)
- librt (Used for time functions)

Installation

Installation of the library is like most unix based source packages:

^{./}make ./make doc ./make test

^{./}make install

TCP/IP Stack Tuning

In order for the CIN data to operate efficiently, the 10G interface on the host computer needs to be tuned. This needs to be done by adding the following to the file /etc/sysctl.conf.

```
# Increase the maximum buffer that user programs can request
# 2147483647 = 2048 Mb
net.core.rmem_max=2147483647
net.core.wmem_max=2147483647
# Set a default value 10 times bigger
net.core.rmem_default=1000000
net.core.wmem_default=1000000
# increase the length of the processor input queue
net.core.netdev_max_backlog = 250000
# recommended for hosts with jumbo frames enabled
net.ipv4.tcp_mtu_probing=1
```

These can be reread by the system without rebooting by entering the command:

```
$sudo sysctl --system
```

Versioning

For the versions available, see the tags on this repository.

Authors

• Stuart B. Wilkins - stuwilkins

See also the list of contributors who participated in this project.

License

This project is licensed under the BSD License - see the LICENSE file for details

Acknowledgments

A huge thanks to Peter Dennes, John Joseph and the detector team at LBNL and the team at Sydor Instruments.

Chapter 2

Module Index

2.1 Modules

Here is a list of all modules:

n Control Initialization Routines	9
Control Read/Rwite Routines	1
N Firmware Upload Routines	4
N FCLK Configuration Routines	5
N Status Routines	6
N Control Bias Routines	7
N COntrol Timing Routines	8
N Data Initialization Routines	9
N Data Framestore Functions	2

4 Module Index

Chapter 3

Class Index

3.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

cin_ctl	25
cin_ctl_config	25
cin_ctl_id	26
cin_ctl_listener	
cin_ctl_pwr_mon_t	
cin_ctl_pwr_val	
cin_data	
cin_data_callbacks	
cin_data_frame	
cin_data_packet	
cin_data_proc	
cin_data_stats	29
cin_data_threads	
$cin_map_t\ \dots$	
cin_port	
descramble_map_t	
fifo	31

6 Class Index

Chapter 4

File Index

4.1 File List

Here is a list of all documented files with brief descriptions:

in.h	30
in_register_map.h	39
inregisters.h	?'
ommon.h	?'
onfig.h	?'
ontrol.h	?'
lata.h	
lescramble.h	?'
lescramble_map.h	?'
ifo.h	?'
eport.h	?'

8 File Index

Chapter 5

Module Documentation

5.1 Cin Control Initialization Routines

Functions

- int cin_ctl_init (cin_ctl_t *cin, char *addr, uint16_t port, uint16_t sport, char *bind_addr, uint16_t bind_port, uint16_t bind_sport)
- int cin_ctl_destroy (cin_ctl_t *cin)
- int cin_data_send_magic (cin_data_t *cin)

5.1.1 Detailed Description

5.1.2 Function Documentation

5.1.2.1 cin_ctl_destroy()

Destroy (close) the cin control library

Close connections, free memory and exit library

Parameters

```
cin handle to cin library
```

Returns

Returns 0 on sucsess non-zero if error

5.1.2.2 cin_ctl_init()

Initialize the cin control library

Initialize the control structures and communications with the CIN via the control interface. This function opens the UDP ports and starts a listening thread to recieve packets from the CIN.

Parameters

cin	handle to cin library
addr	ip address of CIN base address
port	UDP port of cin
sport	stream output UDP port of cin
bind_addr	ip address to bind to
bind_port	input udp port of cin
bind_sport	stream input udp port of cin

Returns

Returns 0 on sucsess non-zero if error

5.1.2.3 cin_data_send_magic()

Send a magic packet to the CIN to initialize data

Parameters

cin	handle to cin library
_	··· · · · · · · · · · · · · · · · · ·

Returns

Returns 0 on sucsess non-zero if error

5.2 Cin Control Read/Rwite Routines

Functions

```
• int cin_ctl_read (cin_ctl_t *cin, uint16_t reg, uint16_t *val, int wait)
```

- int cin_ctl_write (cin_ctl_t *cin, uint16_t reg, uint16_t val, int wait)
- int cin_ctl_stream_write (cin_ctl_t *cin, unsigned char *val, int size)
- int cin_ctl_write_with_readback (cin_ctl_t *cin, uint16_t reg, uint16_t val)
- int cin_ctl_pwr (cin_ctl_t *cin, int pwr)
- int cin ctl fp pwr (cin ctl t *cin, int pwr)
- int cin_ctl_fo_test_pattern (cin_ctl_t *cin, int on_off)

5.2.1 Detailed Description

5.2.2 Function Documentation

5.2.2.1 cin_ctl_read()

Read register from CIN

Parameters

cin	handle to cin library
reg	register to read
val	variable to read value of register to
wait	if non-zero, wait a predefined time before read command (for i2c)

Returns

Returns 0 on sucsess non-zero if error

5.2.2.2 cin_ctl_stream_write()

Write stream data to CIN

Parameters

cin	handle to cin library
val	array of values to write
size	size of array pointed to by val

Write stream data to cin in form of 16 bit array.

Returns

Returns 0 on sucsess non-zero if error

5.2.2.3 cin_ctl_write()

Write register to CIN

Parameters

cin	handle to cin library
reg	register to write to
val	value to write to register
wait	if non-zero

Write register value to CIN. If wait is non-zero then wait a sleep time of i CIN_CTL_WRITE_SLEEP before releasing the mutex to add flow control to the cin.

Returns

Returns 0 on sucsess non-zero if error

5.2.2.4 cin_ctl_write_with_readback()

Write register to CIN with readback verification

Parameters

cin	handle to cin library
reg	register to write to
val	value to write to register

Write register value to CIN. Follow write with read of register and compare value. CIN_CTL_WRITE_SLEEP before releasing the mutex to add flow control to the cin.

Returns

Returns 0 on sucsess non-zero if error

5.3 CIN Firmware Upload Routines

Functions

- int cin_ctl_load_config (cin_ctl_t *cin, char *filename)
- int cin_ctl_load_firmware (cin_ctl_t *cin)
- int cin_ctl_load_firmware_file (cin_ctl_t *cin, char *filename)
- int cin_ctl_load_firmware_data (cin_ctl_t *cin, unsigned char *data, int data_len)

5.3.1 Detailed Description

Firmware upload routines

5.4 CIN FCLK Configuration Routines

Functions

- int cin_ctl_get_fclk (cin_ctl_t *cin, int *clkfreq)
- int cin_ctl_set_fclk (cin_ctl_t *cin, int clkfreq)
- int cin_ctl_set_fclk_regs (cin_ctl_t *cin, int clkfreq)

5.4.1 Detailed Description

Firmware upload routines

5.5 CIN Status Routines

Functions

- int cin_ctl_get_cfg_fpga_status (cin_ctl_t *cin, uint16_t *_val)
- int cin_ctl_get_id (cin_ctl_t *cin, cin_ctl_id_t *_val)
- int cin_ctl_get_dcm_status (cin_ctl_t *cin, uint16_t *_val)
- int cin_ctl_get_power_status (cin_ctl_t *cin, int full, int *pwr, cin_ctl_pwr_mon_t *values)

5.5.1 Detailed Description

Status Routines

5.6 CIN Control Bias Routines

Functions

- int cin_ctl_set_bias (cin_ctl_t *cin, int val)
- int cin_ctl_get_bias (cin_ctl_t *cin, int *val)
- int cin_ctl_set_bias_regs (cin_ctl_t *cin, uint16_t *vals, int verify)
- int cin_ctl_get_bias_regs (cin_ctl_t *cin, uint16_t *vals)
- int cin_ctl_set_bias_voltages (cin_ctl_t *cin, float *voltage, int verify)
- int cin_ctl_get_bias_voltages (cin_ctl_t *cin, float *voltage)

5.6.1 Detailed Description

Initialization group

5.7 CIN COntrol Timing Routines

Functions

- int cin_ctl_set_timing_regs (cin_ctl_t *cin, uint16_t *vals, int vals_len)
- int cin_ctl_get_timing_regs (cin_ctl_t *cin, uint16_t *vals)

5.7.1 Detailed Description

Timing setup group

5.8 CIN Data Initialization Routines

Functions

- int cin_data_init (cin_data_t *cin, char *addr, uint16_t port, char *bind_addr, uint16_t bind_port, int rcvbuf, int packet_buffer_len, int frame_buffer_len, cin_data_callback push_callback, cin_data_callback pop_callback, void *usr_ptr)
- void cin_data_destroy (cin_data_t *cin)

5.8.1 Detailed Description

Initialization group

5.8.2 Function Documentation

5.8.2.1 cin_data_destroy()

Close the cin data library and cleanup

Stop all the processing threads and join them to the main thread. This function blocks until all threads have joined the main thread (program). This should be called to clean up the library before the program is exited

Parameters

```
cin Handle to cin data library
```

5.8.2.2 cin_data_init()

Initialize the cin data library

Initialize the data handeling routines and start the threads for listening.

Parameters

cin	Handle to cin data library
addr	IP-Address of cin (if NULL defaults to standard)
port	UDP Port of CIN
bind_addr	IP-Address to bind to (if NULL binds to 0.0.0.0)
bind_port	UDP Port of host
rcvbuf	TCP/IP Kernel recieve buffer size
packet_buffer_len	Length of packet buffer fifo (in units number of packets)
frame_buffer_len	Length of frame (assembler) buffer fifo (in units of number of frames)
push_callback	This function is called when a data structure is needed
pop_callback	This function is called when an image has been processed
usr_ptr	Pointer passed to callback functions

5.9 CIN Data Framestore Functions

Functions

- void cin_data_framestore_trigger (cin_data_t *cin, int count)
- void cin_data_framestore_skip (cin_data_t *cin, int count)
- int cin_data_get_framestore_counter (cin_data_t *cin)
- void cin_data_framestore_disable (cin_data_t *cin)
- void cin_data_framestore_trigger_enable (cin_data_t *cin)

5.9.1 Detailed Description

Framestore Group

5.9.2 Function Documentation

5.9.2.1 cin_data_framestore_disable()

Disable the framestore modes

This function disables the framestore modes (software trigger and skip). If the camera is hardware triggering then the images will start to be processed.

Parameters

```
cin | Handle to the cin library
```

5.9.2.2 cin_data_framestore_skip()

Enable framestore skip mode

Enable the framestore skip mode. This function should be called before hardware triggering the camera. This causes the data processing to skip

Parameters

count	frames from the first images to be read. This is usually done to stop the first few frames from being over exposed.	
cin	handle to the cin_data library	

5.9.2.3 cin_data_framestore_trigger()

Send a framestore (software) trigger

Send a software trigger to the CIN by timestamping the request time and allow images to be processed when recieved after this time. The count option sets the number of frames to trigger. A value of -1 indicated that the trigger should not count images but run indefinately after the trigger has occured.

Parameters

cin	handle to the cin_data library
count	number of frames to trigger

5.9.2.4 cin_data_framestore_trigger_enable()

Enable the framestore trigger mode

This function enables the framestore trigger mode. It cases the images to not be processed pending a call to the function to (software) trigger the camera.

Parameters

```
cin Handle to the cin library
```

5.9.2.5 cin_data_get_framestore_counter()

Get the value of the framestore counter

Return the number of frames in the framestore counter. In trigger mode, this returns the number of frames to go. In skip mode, this returns the number of frames that have to be skipped.

Parameters

cin handle to the cin_data library

Returns

Number of frames to go in trigger

Chapter 6

Class Documentation

6.1 cin_ctl Struct Reference

Public Attributes

- · char * addr
- char * bind_addr
- int port
- int bind_port
- int sport
- int bind_sport
- cin_port_t ctl_port
- cin_port_t stream_port
- cin_ctl_config_t config
- cin_ctl_listener_t * listener
- pthread_mutex_t access
- pthread_mutexattr_t access_attr

The documentation for this struct was generated from the following file:

• src/cin.h

6.2 cin_ctl_config Struct Reference

Public Attributes

- char name [CIN_CONFIG_MAX_STRING]
- char firmware_filename [CIN_CONFIG_MAX_STRING]
- · int overscan
- · int columns
- int fclk
- uint16_t timing [CIN_CONFIG_MAX_DATA][2]
- int timing_len
- uint16_t fcric [CIN_CONFIG_MAX_DATA][2]
- · int fcric len
- uint16_t bias [CIN_CONFIG_MAX_DATA][2]
- int bias_len

The documentation for this struct was generated from the following file:

• src/cin.h

26 Class Documentation

6.3 cin_ctl_id Struct Reference

Public Attributes

- uint16_t base_board_id
- · uint16 t base serial no
- uint16_t base_fpga_ver
- uint16_t fabric_board_id
- uint16_t fabric_serial_no
- uint16_t fabric_fpga_ver

The documentation for this struct was generated from the following file:

• src/cin.h

6.4 cin_ctl_listener Struct Reference

Public Attributes

- struct cin_port * cp
- fifo ctl_fifo
- · pthread t thread id
- · pthread_barrier_t barrier

The documentation for this struct was generated from the following file:

• src/cin.h

6.5 cin_ctl_pwr_mon_t Struct Reference

Public Attributes

- · cin_ctl_pwr_val_t bus_12v0
- cin_ctl_pwr_val_t mgmt_3v3
- cin_ctl_pwr_val_t mgmt_2v5
- cin_ctl_pwr_val_t mgmt_1v2
- cin_ctl_pwr_val_t enet_1v0
- cin_ctl_pwr_val_t s3e_3v3
- cin_ctl_pwr_val_t gen_3v3cin_ctl_pwr_val_t gen_2v5
- cin_ctl_pwr_val_t v6_0v9
- cin_ctl_pwr_val_t v6_1v0
- cin_ctl_pwr_val_t v6_2v5
- cin_ctl_pwr_val_t fp

The documentation for this struct was generated from the following file:

• src/cin.h

6.6 cin_ctl_pwr_val Struct Reference

Public Attributes

- double i
- double v

The documentation for this struct was generated from the following file:

• src/cin.h

6.7 cin_data Struct Reference

Public Attributes

- fifo * packet_fifo
- fifo * frame fifo
- · cin_data_threads_t listen_thread
- cin_data_threads_t assembler_thread
- cin_data_threads_t descramble_thread
- pthread_mutex_t descramble_mutex
- pthread_mutex_t stats_mutex
- pthread_mutex_t framestore_mutex
- cin_data_callbacks_t callbacks
- char * addr
- char * bind_addr
- int port
- int bind_port
- · int recv_buf
- cin_port_t dp
- · struct timespec framerate
- unsigned long int dropped_packets
- unsigned long int mallformed_packets
- uint16_t last_frame
- descramble_map_t map
- int framestore_mode
- struct timespec framestore_trigger
- · int framestore_counter

The documentation for this struct was generated from the following file:

• src/cin.h

28 Class Documentation

6.8 cin_data_callbacks Struct Reference

Public Attributes

```
void *(* push )(cin_data_frame_t *)void *(* pop )(cin_data_frame_t *)
```

• cin_data_frame_t * frame

The documentation for this struct was generated from the following file:

• src/cin.h

6.9 cin_data_frame Struct Reference

Public Attributes

- uint16_t * data
- uint16_t number
- · struct timespec timestamp
- int size_x
- int size_y
- void * usr_ptr

The documentation for this struct was generated from the following file:

• src/cin.h

6.10 cin_data_packet Struct Reference

Public Attributes

- unsigned char * data
- int size
- · struct timespec timestamp

The documentation for this struct was generated from the following file:

• src/data.h

6.11 cin_data_proc Struct Reference

Public Attributes

- void *(* input_get)(void *, int)
- void *(* input_put)(void *, int)
- void * input_args
- · int reader
- void *(* output_put)(void *)
- void *(* output_get)(void *)
- void * output_args
- cin_data_t * parent

The documentation for this struct was generated from the following file:

· src/data.h

6.12 cin_data_stats Struct Reference

Public Attributes

- · int last frame
- · double framerate
- · double datarate
- double packet_percent_full
- double frame_percent_full
- double image_percent_full
- long int packet_overruns
- long int frame_overruns
- long int image_overruns
- long int packet_used
- long int frame_used
- long int image_used
- long int dropped_packets
- long int mallformed_packets

The documentation for this struct was generated from the following file:

• src/cin.h

6.13 cin_data_threads Struct Reference

Public Attributes

- · pthread_t thread_id
- · int started

The documentation for this struct was generated from the following file:

• src/cin.h

30 Class Documentation

6.14 cin_map_t Struct Reference

Public Attributes

- char * name
- uint16_t reg

The documentation for this struct was generated from the following file:

· src/cinregisters.h

6.15 cin_port Struct Reference

Public Attributes

- · int sockfd
- · struct timeval tv
- · struct sockaddr_in sin_srv
- struct sockaddr_in sin_cli
- socklen_t slen

The documentation for this struct was generated from the following file:

• src/cin.h

6.16 descramble_map_t Struct Reference

Public Attributes

- uint32_t * map
- int size_x
- int size_y
- int overscan
- · int rows

The documentation for this struct was generated from the following file:

• src/cin.h

6.17 fifo Struct Reference 31

6.17 fifo Struct Reference

Public Attributes

- void * data
- void * head
- void * tail [FIFO_MAX_READERS]
- void * end
- int readers
- · long int size
- int elem_size
- int full
- long int overruns
- pthread_mutex_t mutex
- pthread_cond_t signal

The documentation for this struct was generated from the following file:

• src/cin.h

32 Class Documentation

Chapter 7

File Documentation

7.1 src/cin.h File Reference

```
#include <stdint.h>
#include <stdio.h>
#include <sys/socket.h>
#include <netinet/in.h>
#include <netinet/ip.h>
#include <sys/time.h>
#include <pthread.h>
```

Classes

- struct cin_ctl_config
- struct fifo
- struct cin_ctl_listener
- struct cin port
- struct cin_ctl
- struct cin_data_frame
- struct cin_data_stats
- struct cin_data_threads
- struct cin_data_callbacks
- struct descramble_map_t
- struct cin_data
- struct cin_ctl_id
- struct cin_ctl_pwr_val
- struct cin_ctl_pwr_mon_t

Macros

- #define CIN_CTL_IP "192.168.1.207"
- #define CIN CTL CIN PORT 49200
- #define CIN_CTL_BIND_PORT 50200
- #define CIN_CTL_FRMW_CIN_PORT 49202
- #define CIN_CTL_FRMW_BIND_PORT 50202

- #define CIN CTL RCVBUF 10
- #define CIN_CTL_MAX_READ_TRIES 10
- #define CIN_CTL_MAX_WRITE_TRIES 5
- #define CIN CTL WRITE SLEEP 100
- #define CIN CTL STREAM CHUNK 256
- #define CIN_CTL_STREAM_SLEEP 15
- #define CIN CTL POWER ENABLE 0x001F
- #define CIN_CTL_POWER_DISABLE 0x0000
- #define CIN_CTL_FP_POWER_ENABLE 0x0020
- #define CIN CTL DCM LOCKED 0x0001
- #define CIN CTL DCM PSDONE 0x0002
- #define CIN CTL DCM STATUS0 0x0004
- #define CIN_CTL_DCM_STATUS1 0x0008
- #define CIN CTL DCM STATUS2 0x0010
- #define CIN_CTL_DCM_TX1_READY 0x0020
- #define CIN CTL DCM TX2 READY 0x0040
- #define CIN CTL DCM ATCA ALARM 0x0080
- #define CIN CTL TRIG INTERNAL 0x0000
- #define CIN CTL TRIG EXTERNAL 1 0x0001
- #define CIN_CTL_TRIG_EXTERNAL_2 0x0002
- #define CIN_CTL_TRIG_EXTERNAL_BOTH 0x0003
- #define CIN CTL FOCUS BIT 0x0002
- #define CIN CTL FCLK 125 0x0000
- #define CIN_CTL_FCLK_200 0x0001
- #define CIN CTL FCLK 250 0x0002
- #define CIN_CTL_FCLK_125_C 0x0003
- #define CIN_CTL_FCLK_200_C 0x0004
- #define CIN_CTL_FCLK_250_C 0x0005
- #define CIN_CTL_FCLK_156_C 0x0006
- #define CIN_CTL_FPGA_STS_CFG 0x8000
- #define CIN CTL FPGA STS FP PWR 0x0008
- #define CIN CTL DCM STS ATCA 0x0080
- #define CIN_CTL_DCM_STS_LOCKED 0x0001
- #define CIN_CTL_DCM_STS_OVERIDE 0x0800
- #define CIN_CTL_MUX1_VCLK1 0x0001
- #define CIN_CTL_MUX1_VCLK2 0x0002
- #define CIN_CTL_MUX1_VCLK3 0x0003
- #define CIN_CTL_MUX1_ATG 0x0004
- #define CIN CTL MUX1 VFSCLK1 0x0005
- #define CIN CTL MUX1 VFSCLK2 0x0006
- #define CIN CTL MUX1 VFSCLK3 0x0007
- #define CIN_CTL_MUX1_HCLK1 0x0008
- #define CIN_CTL_MUX1_HCLK2 0x0009
- #define CIN_CTL_MUX1_OSW 0x000A
- #define CIN_CTL_MUX1_RST 0x000B
- #define CIN CTL MUX1 CONVERT 0x000C
- #define CIN_CTL_MUX1_SHUTTER 0x000D
- #define CIN CTL MUX1 SWTRIGGER 0x000E
- #define CIN_CTL_MUX1_TRIGMON 0x000F
- #define CIN_CTL_MUX1_EXPOSE 0x0000
- #define CIN_CTL_MUX2_VCLK1 0x0010
- #define CIN_CTL_MUX2_VCLK2 0x0020
- #define CIN CTL MUX2 VCLK3 0x0030
- #define CIN CTL MUX2 ATG 0x0040
- #define CIN CTL MUX2 VFSCLK1 0x0050

7.1 src/cin.h File Reference 35

- #define CIN CTL MUX2 VFSCLK2 0x0060
- #define CIN_CTL_MUX2_VFSCLK3 0x0070
- #define CIN_CTL_MUX2_HCLK1 0x0080
- #define CIN CTL MUX2 HCLK2 0x0090
- #define CIN CTL MUX2 HCLK3 0x00A0
- #define CIN_CTL_MUX2_OSW 0x00B0
- #define CIN CTL MUX2 RST 0x00C0
- #define CIN_CTL_MUX2_CONVERT 0x00D0
- #define CIN_CTL_MUX2_SAVE 0x00E0
- #define CIN CTL MUX2 HWTRIG 0x00F0
- #define CIN CTL MUX2 EXPOSE 0x0000
- #define CIN CTL FO REG1 0x821D
- #define CIN_CTL_FO_REG2 0x821E
- #define CIN_CTL_FO_REG3 0x821F
- #define CIN_CTL_FO_REG4 0x8001
- #define CIN CTL FO REG5 0x8211
- #define CIN_CTL_FO_REG6 0x8212
- #define CIN CTL FO REG7 0x8213
- #define CIN DATA IP "10.0.5.207"
- #define CIN DATA BIND PORT 49201
- #define CIN_DATA_CIN_PORT 49203
- #define CIN DATA MAX MTU 9000
- #define CIN DATA UDP HEADER 8
- #define CIN_DATA_MAGIC_PACKET UINT64_C(0x0000F4F3F2F1F000)
- #define CIN_DATA_MAGIC_PACKET_MASK_UINT64_C(0x0000FFFFFFFFF00)
- #define CIN_DATA_TAIL_MAGIC_PACKET UINT64_C(0x010DF0ADDEF2F1F0)
- #define CIN DATA DROPPED PACKET VAL 0x2000
- #define CIN DATA DATA MASK 0x1FFF
- #define CIN DATA CTRL MASK 0xE000
- #define CIN DATA SIGN MASK 0x1000
- #define CIN DATA GAIN 8 0xC000
- #define CIN_DATA_GAIN_4 0x4000
- #define CIN_DATA_PACKET_LEN 8184
- #define CIN_DATA_MAX_PACKETS 542
- #define CIN_DATA_RCVBUF (100*1024*1024)
- #define CIN_DATA_MAX_FRAME_X 1152
- #define CIN_DATA_MAX_FRAME_Y 2050
- #define CIN DATA MAX STREAM 2400000
- #define CIN DATA CCD COLS 96
- #define CIN DATA CCD COLS PER CHAN 10
- #define CIN_DATA_PIPELINE_FLUSH 1344
- #define CIN_CTL_NUM_BIAS_VOLTAGE 20
- #define CIN_CTL_BIAS_POSH 0
- #define CIN_CTL_BIAS_NEGH 1
- #define CIN CTL BIAS POSRG 2
- #define CIN_CTL_BIAS_NEGRG 3
- #define CIN_CTL_BIAS_POSSW 4
- #define CIN_CTL_BIAS_NEGSW 5
- #define CIN_CTL_BIAS_POSV 6
- #define CIN CTL BIAS NEGV 7
- #define CIN_CTL_BIAS_POSTG 8
- #define CIN_CTL_BIAS_NEGTG 9
- #define CIN_CTL_BIAS_POSVF 10
- #define CIN_CTL_BIAS_NEGVF 11

- #define CIN_CTL_BIAS_NEDGE 12
- #define CIN_CTL_BIAS_OTG 13
- #define CIN_CTL_BIAS_VDDR 14
- #define CIN_CTL_BIAS_VDD_OUT 15
- #define CIN_CTL_BIAS_BUF_BASE 16
- #define CIN CTL BIAS BUF DELTA 17
- #define CIN CTL BIAS SPARE1 18
- #define CIN CTL BIAS SPARE2 19
- #define DEBUG_PRINT(fmt, ...) if(_debug_print_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, __FILE__, __LI

 NE__, __func__, __VA_ARGS__); }
- #define DEBUG_COMMENT(fmt) if(_debug_print_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, __FILE__, __ ←
 LINE__, __func__); }
- #define ERROR_COMMENT(fmt) if(_error_print_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, __FILE__, __LI ← NE__, __func__); }
- #define ERROR_PRINT(fmt, ...) if(_error_print_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, __FILE__, __LIN←
 E__, _func__, _VA_ARGS__); }
- #define CIN_CONFIG_MAX_STRING 256
- #define CIN CONFIG MAX DATA 5000
- #define FIFO MAX READERS 10

Typedefs

- typedef struct cin ctl config cin ctl config t
- typedef struct cin_ctl_listener cin_ctl_listener_t
- typedef struct cin_port cin_port_t
- typedef struct cin_ctl cin_ctl_t
- typedef struct cin data frame cin data frame t
- typedef struct cin data stats cin data stats t
- typedef struct cin_data_threads cin_data_threads_t
- typedef struct cin_data_callbacks cin_data_callbacks_t
- typedef struct cin_data cin_data_t
- typedef void(* cin_data_callback) (cin_data_frame_t *)
- typedef struct cin_ctl_id cin_ctl_id_t
- typedef struct cin ctl pwr val cin ctl pwr val t

Functions

- void cin_set_debug_print (int debug)
- void cin set error print (int error)
- void cin_report (FILE *fp, int details)
- int cin_ctl_init (cin_ctl_t *cin, char *addr, uint16_t port, uint16_t sport, char *bind_addr, uint16_t bind_port, uint16_t bind_sport)
- int cin_ctl_destroy (cin_ctl_t *cin)
- int cin data send magic (cin data t *cin)
- int cin_ctl_read (cin_ctl_t *cin, uint16_t reg, uint16_t *val, int wait)
- int cin ctl write (cin ctl t *cin, uint16 t reg, uint16 t val, int wait)
- int cin_ctl_stream_write (cin_ctl_t *cin, unsigned char *val, int size)
- int cin_ctl_write_with_readback (cin_ctl_t *cin, uint16_t reg, uint16_t val)
- int cin_ctl_pwr (cin_ctl_t *cin, int pwr)
- int cin_ctl_fp_pwr (cin_ctl_t *cin, int pwr)
- int cin_ctl_fo_test_pattern (cin_ctl_t *cin, int on_off)
- int cin ctl load config (cin ctl t *cin, char *filename)
- int cin_ctl_load_firmware (cin_ctl_t *cin)

7.1 src/cin.h File Reference 37

```
• int cin_ctl_load_firmware_file (cin_ctl_t *cin, char *filename)
• int cin_ctl_load_firmware_data (cin_ctl_t *cin, unsigned char *data, int data_len)

    int cin_ctl_get_fclk (cin_ctl_t *cin, int *clkfreq)

• int cin ctl set fclk (cin ctl t *cin, int clkfreq)
• int cin ctl set fclk regs (cin ctl t *cin, int clkfreg)
• int cin ctl get cfg fpga status (cin ctl t *cin, uint16 t * val)

    int cin ctl get id (cin ctl t *cin, cin ctl id t * val)

• int cin ctl get dcm status (cin ctl t *cin, uint16 t * val)
• int cin_ctl_get_power_status (cin_ctl_t *cin, int full, int *pwr, cin_ctl_pwr_mon_t *values)

    int cin ctl set bias (cin ctl t *cin, int val)

• int cin ctl get bias (cin ctl t *cin, int *val)
• int cin ctl set bias regs (cin ctl t *cin, uint16 t *vals, int verify)
• int cin_ctl_get_bias_regs (cin_ctl_t *cin, uint16_t *vals)

    int cin_ctl_set_bias_voltages (cin_ctl_t *cin, float *voltage, int verify)

• int cin_ctl_get_bias_voltages (cin_ctl_t *cin, float *voltage)
• int cin ctl set timing regs (cin ctl t *cin, uint16 t *vals, int vals len)

    int cin_ctl_get_timing_regs (cin_ctl_t *cin, uint16_t *vals)

    int cin_ctl_get_camera_pwr (cin_ctl_t *cin, int *val)

    int cin_ctl_set_camera_pwr (cin_ctl_t *cin, int val)

• int cin_ctl_set_clocks (cin_ctl_t *cin, int val)

    int cin_ctl_get_clocks (cin_ctl_t *cin, int *val)

    int cin ctl set trigger (cin ctl t *cin, int val)

    int cin ctl get trigger (cin ctl t *cin, int *val)

    int cin_ctl_set_focus (cin_ctl_t *cin, int val)

    int cin_ctl_get_focus (cin_ctl_t *cin, int *val)

    int cin_ctl_get_triggering (cin_ctl_t *cin, int *trigger)

• int cin_ctl_int_trigger_start (cin_ctl_t *cin, int nimages)
• int cin ctl int trigger stop (cin ctl t *cin)
• int cin_ctl_ext_trigger_start (cin_ctl_t *cin, int trigger_mode)

    int cin ctl ext trigger stop (cin ctl t *cin)

• int cin ctl set exposure time (cin ctl t *cin, float e time)
• int cin_ctl_set_trigger_delay (cin_ctl_t *cin, float t_time)
• int cin ctl set cycle time (cin ctl t *cin, float ftime)

    int cin_ctl_frame_count_reset (cin_ctl_t *cin)

    int cin ctl set mux (cin ctl t *cin, int setting)

int cin_ctl_get_mux (cin_ctl_t *cin, int *setting)
• int cin ctl set fcric clamp (cin ctl t *cin, int clamp)
• int cin_ctl_set_fcric_gain (cin_ctl_t *cin, int gain)
• int cin ctl set fabric address (cin ctl t *cin, char *ip)

    int cin ctl reg dump (cin ctl t *cin, FILE *fp)

• int cin config read file (cin ctl t *cin, const char *file)
• int cin data init (cin data t *cin, char *addr, uint16 t port, char *bind addr, uint16 t bind port, int revbuf, int
  packet_buffer_len, int frame_buffer_len, cin_data_callback push_callback, cin_data_callback pop_callback,
  void *usr_ptr)

    void cin data destroy (cin data t *cin)

    void cin data framestore trigger (cin data t *cin, int count)

    void cin data framestore skip (cin data t *cin, int count)

    int cin_data_get_framestore_counter (cin_data_t *cin)

    void cin_data_framestore_disable (cin_data_t *cin)

    void cin_data_framestore_trigger_enable (cin_data_t *cin)

    struct cin_data_frame * cin_data_get_next_frame (cin_data_t *cin)

    void cin data release frame (cin data t *cin, int free mem)

    struct cin data frame * cin data get buffered frame (void)

    void cin data release buffered frame (void)

    void cin_data_compute_stats (cin_data_t *cin, cin_data_stats_t *stats)
```

- void cin_data_show_stats (FILE *fp, cin_data_stats_t stats)
- void cin_data_reset_stats (cin_data_t *cin)
- int cin_data_set_descramble_params (cin_data_t *cin, int rows, int overscan)
- void cin data get descramble params (cin data t *cin, int *rows, int *overscan, int *xsize, int *ysize)
- int cin com boot (cin ctl t *cin ctl, cin data t *data)

Variables

- · const char * cin build git time
- · const char * cin build git sha
- · const char * cin build version
- · int debug print flag
- int error print flag
- uint16_t cin_config_timing []
- int cin_config_timing_len
- unsigned char cin_config_firmware []
- unsigned cin_config_firmware_len
- uint16 t cin config bias []
- int cin_config_bias_len
- uint16_t cin_config_fcric_200 []
- int cin_config_fcric_200_len

7.1.1 Detailed Description

Author

Stuart B. Wilkins swilkins@bnl.gov

7.1.2 LICENSE

Copyright (c) 2014, Brookhaven Science Associates, Brookhaven National Laboratory All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

The views and conclusions contained in the software and documentation are those of the authors and should not be interpreted as representing official policies, either expressed or implied, of the FreeBSD Project.

7.1.3 DESCRIPTION

header file for CIN communications

7.2 src/cin_register_map.h File Reference

Macros

- #define REG COMMAND 0x0001
- #define REG_READ_ADDRESS 0x0002
- #define REG STREAM TYPE 0x0003
- #define CMD_FCLK_125 0xB000
- #define CMD_FCLK_200 0x7000
- #define CMD_FCLK_250 0x3000
- #define REG IF MAC0 0x0010
- #define REG_IF_MAC1 0x0011
- #define REG_IF_MAC2 0x0012
- #define REG_IF_IP0 0x0013
- #define REG_IF_IP1 0x0014
- #define REG IF CMD PORT NUM 0x001A
- #define REG_IF_STREAM_IN_PORT_NUM 0x001C
- #define REG_IF_STREAM_OUT_PORT_NUM 0x001D
- #define REG ETH RESET 0x0020
- #define REG_ETH_ENABLE 0x0021
- #define REG_PHY1_MDIO_CMD 0x0022
- #define REG_PHY1_MDIO_CMD_DATA 0x0023
- #define REG_PHY1_MDIO_STATUS 0x0024
- #define REG_PHY1_MDIO_RD_ADDR 0x0025
- #define REG PHY1 MDIO RD DATA 0x0026
- #define REG MAC CFG VECTOR1 0x0027
- #define REG PHY2 MDIO CMD 0x0028
- #define REG PHY2 MDIO CMD DATA 0x0029
- #define REG PHY2 MDIO STATUS 0x002A
- #define REG_PHY2_MDIO_RD_ADDR 0x002B
- #define REG_PHY2_MDIO_RD_DATA 0x002C
- #define REG_MAC_CFG_VECTOR2 0x002D
- #define CMD_PS_ENABLE 0x0021
- #define CMD PS POWERDOWN 0x0022
- #define REG PS ENABLE 0x0030
- #define REG_PS_SYNC_DIV0 0x0031
- #define REG_PS_SYNC_DIV1 0x0032
- #define REG_PS_SYNC_DIV2 0x0033
- #define REG_PS_SYNC_DIV3 0x0034
- #define REG PS SYNC DIV4 0x0035
- #define CMD_PROGRAM_FRAME 0x0041
- #define REG FRM RESET 0x0036
- #define REG_FRM_10GbE_SEL 0x0037;
- #define CMD_ENABLE_CLKS 0x0031
- #define CMD_DISABLE_CLKS 0x0032
- #define REG_CLOCK_EN_REG 0x0038
- #define REG SI570 REG0 0x0039
- #define REG_SI570_REG1 0x003A

- #define REG SI570 REG2 0x003B
- #define REG_SI570_REG3 0x003C
- #define CMD_MON_STOP 0x0011
- #define CMD_MON_START 0x0012
- #define REG_VMON_ADC1_CH1 0x0040 /* V12P_BUS Voltage Monitor */
- #define REG_IMON_ADC1_CH0 0x0041 /* V12P_BUS Current Monitor */
- #define REG VMON ADC0 CH5 0x0042 /* V3P3 MGMT Voltage Monitor */
- #define REG_IMON_ADC0_CH5 0x0043 /* V3P3_MGMT Current Monitor */
- #define REG_VMON_ADC0_CH4 0x0044 /* V3P3_S3E Voltage Monitor */
- #define REG_IMON_ADC0_CH4 0x0045 /* V3P3_S3E Current Monitor */
- #define REG_VMON_ADC0_CH7 0x0046 /* V2P5_MGMT Voltage Monitor */
- #define REG_IMON_ADCO_CH7 0x0047 /* V2P5_MGMT Current Monitor */
- #define REG_VMON_ADC0_CH6 0x0048 /* V1P8_MGMT Voltage Monitor */
- #define REG IMON ADCO CH6 0x0049 /* V1P8 MGMT Current Monitor */
- #define REG_VMON_ADC0_CH2 0x004A /* V1P2_MGMT Voltage Monitor */
- #define REG IMON ADC0 CH2 0x004B /* V1P2 MGMT Current Monitor */
- #define REG_VMON_ADC0_CH3 0x004C /* V1P0_ENET Voltage Monitor */
- #define REG IMON ADC0 CH3 0x004D /* V1P0 ENET Current Monitor */
- #define REG VMON ADCO CH8 0x004E /* V3P3 GEN Voltage Monitor */
- #define REG IMON ADC0 CH8 0x004F /* V3P3 GEN Current Monitor */
- #define REG_VMON_ADC0_CH9 0x0050 /* V2P5_GEN Voltage Monitor */
- #define REG IMON ADC0 CH9 0x0051 /* V2P5 GEN Current Monitor */
- #define REG VMON ADC0 CHE 0x0052 /* V0P9 V6 Voltage Monitor */
- #define REG_IMON_ADC0_CHE 0x0053 /* V0P9_V6 Current Monitor */
- #define REG_VMON_ADC0_CHD 0x0054 /* V2P5_V6 Voltage Monitor */
- #define REG_IMON_ADCO_CHD 0x0055 /* V2P5_V6 Current Monitor */
- #define REG_VMON_ADC0_CHB 0x0056 /* V1P0_V6 Voltage Monitor */
- #define REG_IMON_ADC0_CHB 0x0057 /* V1P0_V6 Current Monitor */
- #define REG_VMON_ADC0_CHC 0x0058 /* V1P2_V6 Voltage Monitor */
- #define REG IMON ADC0 CHC 0x0059 /* V1P2 V6 Current Monitor */
- #define REG_VMON_ADC0_CHF 0x005A /* V5P0_FP Voltage Monitor (1/2) */
- #define REG IMON ADC0 CHF 0x005B /* V5P0 FP Current Monitor (1/2) */
- #define REG_DCM_STATUS 0x0080
- #define REG_FPGA_STATUS 0x0081
- #define REG_BOARD_ID 0x008D
- #define REG_HW_SERIAL_NUM 0x008E
- #define REG_FPGA_VERSION 0x008F
- #define REG SANDBOX REG00 0x00F0
- #define REG_SANDBOX_REG01 0x00F1
- #define REG SANDBOX REG02 0x00F2
- #define REG_SANDBOX_REG03 0x00F3
- #define REG_SANDBOX_REG04 0x00F4
- #define REG_SANDBOX_REG05 0x00F5
- #define REG_SANDBOX_REG06 0x00F6
 #define REG_SANDBOX_REG07 0x00F7
- #define REG SANDBOX REG08 0x00F8
- #define **REG SANDBOX REG09** 0x00F9
- #define REG_SANDBOX_REG0A 0x00FA
- #define REG SANDBOX REG0B 0x00FB
- #define REG_SANDBOX_REG0C 0x00FC
- #define REG SANDBOX REGOD 0x00FD
- #define REG SANDBOX REG0E 0x00FE
- #define REG_SANDBOX_REG0F 0x00FF
- #define REG FRM COMMAND 0x8001
- #define REG FRM READ ADDRESS 0x8002

- #define REG_FRM_STREAM_TYPE 0x8003
- #define CMD_SEND_SYNC_PULSE 0x0100
- #define CMD_SYNC_DETECTOR2READOUT 0x0101
- #define CMD WR CCD BIAS REG 0x0102
- #define CMD WR CCD CLOCK REG 0x0103
- #define CMD_SEND_FCRIC_CONFIG 0x0105
- #define CMD RESET FRAME COUNT 0x0106
- #define REG_IF_MAC_FAB1B0 0x8010
- #define REG_IF_MAC_FAB1B1 0x8011
- #define REG IF MAC FAB1B2 0x8012
- #define REG IF IP FAB1B0 0x8013
- #define REG IF IP FAB1B1 0x8014
- #define REG_IF_CMD_PORT_NUM_FAB1B 0x8015
- #define REG IF STREAM IN PORT NUM FAB1B 0x8016
- #define REG_IF_STREAM_OUT_PORT_NUM_FAB1B 0x8017
- #define REG XAUI FAB1B 0x8018
- #define REG MAC CONFIG VEC FAB1B0 0x8019
- #define REG MAC CONFIG VEC FAB1B1 0x801A
- #define REG MAC STATS1 FAB1B0 0x801B
- #define REG MAC STATS1 FAB1B1 0x801C
- #define REG_MAC_STATS2_FAB1B0 0x801D
- #define REG MAC STATS2 FAB1B1 0x801E
- #define REG IF MAC FAB2B0 0x8020
- #define REG_IF_MAC_FAB2B1 0x8021
- #define REG IF MAC FAB2B2 0x8022
- #define REG_IF_IP_FAB2B0 0x8023
- #define REG_IF_IP_FAB2B1 0x8024
- #define REG IF CMD PORT NUM FAB2B 0x8025
- #define REG_IF_STREAM_IN_PORT_NUM_FAB2B 0x8026
- #define REG IF STREAM OUT PORT NUM FAB2B 0x8027
- #define REG_XAUI_FAB2B 0x8028
- #define REG MAC CONFIG VEC FAB2B0 0x8029
- #define REG_MAC_CONFIG_VEC_FAB2B1 0x802A
- #define REG_MAC_STATS1_FAB2B0 0x802B
- #define REG_MAC_STATS1_FAB2B1 0x802C
- #define REG_MAC_STATS2_FAB2B0 0x802D
- #define REG_MAC_STATS2_FAB2B1 0x802E
- #define REG SRAM COMMAND 0x8030
- #define REG_SRAM_START_ADDR1_0x8031
- #define REG SRAM START ADDR0 0x8032
- #define REG SRAM STOP ADDR1 0x8033
- #define REG_SRAM_STOP_ADDR0 0x8034
- #define REG_SRAM_FRAME_DATA_OUT1 0x8035
- #define REG_SRAM_FRAME_DATA_OUT0 0x8036
- #define REG SRAM FRAME DATA IN1 0x8037
- #define REG SRAM FRAME DATA INO 0x8038
- #define REG_SRAM_FRAME_DV 0x8039
- #define REG_SRAM_STATUS1 0x803A
- #define REG SRAM STATUS0 0x803B
- #define CMD_FCLK_COMMIT 0x0012
- #define REG FCLK I2C ADDRESS 0x8040
- #define REG_FCLK_I2C_DATA_WR 0x8041
- #define REG_FCLK_I2C_DATA_RD 0x8042
- #define REG_TRIGGERSELECT_REG 0x8050
- #define REG_TRIGGERMASK_REG 0x8051

- #define REG CCDFCLKSELECT REG 0x8052
- #define REG CDICLKDISABLE REG 0x8053
- #define REG_FCLK_SET0 0xB007
- #define REG FCLK SET1 0xB008
- #define REG FCLK SET2 0xB009
- #define REG FCLK SET3 0xB00A
- #define REG FCLK SET4 0xB00B
- #define REG_FCLK_SET5 0xB00C
- #define REG FRM DCM STATUS 0x8080
- #define REG FRM FPGA STATUS 0x8081
- #define REG FRM BOARD ID 0x808D
- #define REG FRM HW SERIAL NUM 0x808E
- #define REG FRM FPGA VERSION 0x808F
- #define REG_FRM_SANDBOX_REG00_0x80F0
- #define **REG_FRM_SANDBOX_REG01** 0x80F1
- #define REG FRM SANDBOX REG02 0x80F2
- #define REG FRM SANDBOX REG03 0x80F3
- #define REG FRM SANDBOX REG04 0x80F4
- #define REG FRM SANDBOX REG05 0x80F5
- #define REG FRM SANDBOX REG06 0x80F6
- " I " DEC TOUR CANDON DECCE OR CONTROL OF THE CONTR
- #define REG_FRM_SANDBOX_REG07 0x80F7
- #define REG_FRM_SANDBOX_REG08 0x80F8
- #define REG_FRM_SANDBOX_REG09 0x80F9
- #define REG FRM SANDBOX REG0A 0x80FA
- #define REG FRM SANDBOX REG0B 0x80FB
- #define REG_FRM_SANDBOX_REGOC 0x80FC
- #define REG FRM SANDBOX REGOD 0x80FD
- #define REG FRM SANDBOX REG0E 0x80FE
- #define REG_FRM_SANDBOX_REG0F_0x80FF
- #define REG DETECTOR REVISION REG 0x8100
- #define REG DETECTOR CONFIG REG1 0x8101
- #define REG_DETECTOR_CONFIG_REG2 0x8102
- #define REG_DETECTOR_CONFIG_REG3 0x8103
- #define REG_DETECTOR_CONFIG_REG4 0x8104
- #define **REG_DETECTOR_CONFIG_REG5** 0x8105
- #define REG_DETECTOR_CONFIG_REG6 0x8106
- #define REG_DETECTOR_CONFIG_REG7 0x8107
 #define REG_DETECTOR_CONFIG_REG8 0x8108
- #define REG IMG PROC REVISION REG 0x8120
- #define REG IMG PROC CONFIG REG1 0x8121
- #define REG IMG PROC CONFIG REG2 0x8122
- #define REG IMG PROC CONFIG REG3 0x8123
- #define REG_IMG_PROC_CONFIG_REG4 0x8124
- #define REG_IMG_PROC_CONFIG_REG5 0x8125
- #define REG_IMG_PROC_CONFIG_REG6 0x8126
- #define REG IMG PROC CONFIG REG7 0x8127
- #define REG IMG PROC CONFIG REG8 0x8128
- #define REG BIASANDCLOCKREGISTERADDRESS 0x8200
- #define REG BIASANDCLOCKREGISTERDATA 0x8201
- #define REG_CLOCKREGISTERDATAOUT 0x8202
- #define REG BIASREGISTERDATAOUT 0x8203
- #define REG_BIASCONFIGREGISTER0_REG 0x8204
- #define REG_CLOCKCONFIGREGISTER0_REG 0x8205
- #define REG_BIASPARAM_READ_START 0x3000
 #define REG_EXPOSURETIMEMSB_REG_0x8206

- #define REG EXPOSURETIMELSB REG 0x8207
- #define REG_ALTEXPOSURETIMEMSB_REG_0x8306
- #define REG_ALTEXPOSURETIMELSB_REG 0x8307
- #define REG_TRIGGERREPETITIONTIMEMSB_REG_0x8208
- #define REG TRIGGERREPETITIONTIMELSB REG 0x8209
- #define REG_DELAYTOEXPOSUREMSB_REG 0x820A
- #define REG_DELAYTOEXPOSURELSB_REG 0x820B
- #define REG_NUMBEROFEXPOSURE_REG 0x820C
- #define REG SHUTTERTIMEMSB REG 0x820D
- #define REG_SHUTTERTIMELSB_REG 0x820E
- #define REG_DELAYTOSHUTTERMSB_REG 0x820F
- #define REG_DELAYTOSHUTTERLSB_REG 0x8210
- #define REG FCRIC MASK REG1 0x8211
- #define REG_FCRIC_MASK_REG2 0x8212
- #define REG_FCRIC_MASK_REG3 0x8213
- #define REG_LVDS_OVERFLOW_ERROR_REG1_0x8214
- #define REG_LVDS_OVERFLOW_ERROR_REG2 0x8215
- #define REG_LVDS_OVERFLOW_ERROR_REG3_0x8216
- #define REG LVDS PARITY ERROR REG1 0x8217
- #define REG LVDS PARITY ERROR REG2 0x8218
- #define REG LVDS PARITY ERROR REG3 0x8219
- #define REG LVDS STOP BIT ERROR REG1 0x821A
- #define REG LVDS STOP BIT ERROR REG2 0x821B
- #define REG_LVDS_STOP_BIT_ERROR_REG3 0x821C
- #define REG_FCRIC_WRITE0_REG 0x821D
- #define REG_FCRIC_WRITE1_REG 0x821E
- #define REG FCRIC WRITE2 REG 0x821F
- #define REG_FCRIC_READ0_REG 0x8220
- #define REG_FCRIC_READ1_REG 0x8221
- #define REG_FCRIC_READ2_REG 0x8222
- #define REG_DEBUGVIDEO0_REG 0x8223
- #define REG_DEBUGVIDEO1_REG 0x8224
- #define REG_DEBUGVIDEO2_REG 0x8225
- #define REG_DEBUGVIDEO3_REG 0x8226
- #define REG_DEBUGVIDEO4_REG 0x8227

 #define REG_DEBUGVIDEO5_REG_0x8227

 #
- #define REG_DEBUGVIDEO5_REG 0x8228
- #define REG_DEBUGVIDEO6_REG 0x8229
 #define REG_DEBUGVIDEO7_REG 0x822A
- #define REG DEBUGVIDEO8 REG 0x822B
- #define REG_DEBUGVIDEO9_REG 0x822C
- #define REG DEBUGVIDEO10 REG 0x822D
- #define REG DEBUGVIDEO11 REG 0x822E
- #define REG DEBUGCOUNTER00 REG 0x822F
- #define REG DEBUGCOUNTER01 REG 0x8230
- #define REG_DEBUGCOUNTER02_REG 0x8231
- #define REG_DEBUGCOUNTER03_REG 0x8232
- #define REG_DEBUGCOUNTER04_REG 0x8233
- #define CMD_READ_REG 0x0001

7.2.1 Detailed Description

<vim: set ts=2 sw=2 tw=0 noet : <

Author

Stuart B. Wilkins swilkins@bnl.gov

7.2.2 LICENSE

Copyright (c) 2014, Brookhaven Science Associates, Brookhaven National Laboratory All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

The views and conclusions contained in the software and documentation are those of the authors and should not be interpreted as representing official policies, either expressed or implied, of the FreeBSD Project.

7.2.3 DESCRIPTION

Control and Frame FPGA Register Map

7.2.4 Macro Definition Documentation

7.2.4.1 CMD_DISABLE_CLKS

#define CMD_DISABLE_CLKS 0x0032

Disable Frame FPGA clock crystals

7.2.4.2 CMD_ENABLE_CLKS

#define CMD_ENABLE_CLKS 0x0031

Enable selected Frame FPGA clock crystals

7.2.4.3 CMD_FCLK_250

#define CMD_FCLK_250 0x3000

Ethernet Interface

7.2.4.4 CMD_FCLK_COMMIT

#define CMD_FCLK_COMMIT 0x0012

Start I2C Write/Read

7.2.4.5 CMD_MON_START

#define CMD_MON_START 0x0012

Start voltage and current monitor

7.2.4.6 CMD_MON_STOP

#define CMD_MON_STOP 0x0011

Stop voltage and current monitor

7.2.4.7 CMD_PS_ENABLE

#define CMD_PS_ENABLE 0x0021

Enable Selected Power Modules

7.2.4.8 CMD_PS_POWERDOWN

#define CMD_PS_POWERDOWN 0x0022

Start power down sequence

7.2.4.9 CMD_READ_REG

#define CMD_READ_REG 0x0001

Read Register CIN_REGISTER_MAP_H

7.2.4.10 CMD_RESET_FRAME_COUNT

#define CMD_RESET_FRAME_COUNT 0x0106

RESET STATISTICS/DEBUG COUNTERS Ethernet Interface

7.2.4.11 CMD_SEND_FCRIC_CONFIG

#define CMD_SEND_FCRIC_CONFIG 0x0105

SEND CONFIG DATA TO FRIC

7.2.4.12 CMD_SEND_SYNC_PULSE

#define CMD_SEND_SYNC_PULSE 0x0100

ISSUES A SYNC PULSE

7.2.4.13 CMD_SYNC_DETECTOR2READOUT

#define CMD_SYNC_DETECTOR2READOUT 0x0101

COMMAND TO SYNC DETECTOR AND READOUT (SEE IMAGE PROCESSING)

7.2.4.14 CMD_WR_CCD_BIAS_REG

#define CMD_WR_CCD_BIAS_REG 0x0102

WRITE CCD BIAS REGISTERS

7.2.4.15 CMD_WR_CCD_CLOCK_REG

#define CMD_WR_CCD_CLOCK_REG 0x0103

WRITE CCD CLOCK REGISTER

7.2.4.16 REG_BIASCONFIGREGISTER0_REG

#define REG_BIASCONFIGREGISTER0_REG 0x8204

Clock Static Registers

7.2.4.17 REG_BIASREGISTERDATAOUT

#define REG_BIASREGISTERDATAOUT 0x8203

Bias Static Registers

7.2.4.18 REG_CLOCK_EN_REG

#define REG_CLOCK_EN_REG 0x0038

Clock Enable Register Programmable Si570 Clock Registers

7.2.4.19 REG_CLOCKCONFIGREGISTER0_REG

#define REG_CLOCKCONFIGREGISTER0_REG 0x8205

Bias Voltage

7.2.4.20 REG_COMMAND

#define REG_COMMAND 0x0001

< Command Registers

7.2.4.21 REG_DEBUGCOUNTER04_REG

#define REG_DEBUGCOUNTER04_REG 0x8233

CIN Commands

Common Commands

7.2.4.22 REG_DELAYTOSHUTTERLSB_REG

#define REG_DELAYTOSHUTTERLSB_REG 0x8210

Digitizer Registers

7.2.4.23 REG_ETH_ENABLE

#define REG_ETH_ENABLE 0x0021

Enable Eth Hardware 1=Rx, 2=Tx, 3=Both

7.2.4.24 REG_ETH_RESET

#define REG_ETH_RESET 0x0020

Reset Eth Hardware 1=Rx, 2=Tx, 3=Both

7.2.4.25 REG_FCLK_I2C_ADDRESS

#define REG_FCLK_I2C_ADDRESS 0x8040

[Slave Address(7), RD/WRn(1), Reg Adress(8)] Slave adddress Hx58 -> HxB when shifted up by 1

7.2.4.26 REG_FCLK_I2C_DATA_RD

#define REG_FCLK_I2C_DATA_RD 0x8042

[Read Failed (1), Write Failed(1), Toggle bit(1), 0(5), Read Data (8)]

7.2.4.27 REG_FCLK_I2C_DATA_WR

#define REG_FCLK_I2C_DATA_WR 0x8041

[Clock Select(2), Clock Enable (1), 0(5), Write Data (8)] Clock Select: (00): 250 MHz (01): 200 MHz (10): FPGA FCRIC Clk (11): Si570 Programmable

7.2.4.28 REG_FCLK_SET5

#define REG_FCLK_SET5 0xB00C

FRM Status

7.2.4.29 REG_FPGA_VERSION

#define REG_FPGA_VERSION 0x008F

Sandbox Registers

7.2.4.30 REG_FRM_10GbE_SEL

#define REG_FRM_10GbE_SEL 0x0037;

10GbE Link Select Clock Enables

7.2.4.31 REG_FRM_FPGA_VERSION

#define REG_FRM_FPGA_VERSION 0x808F

Sandbox Registers

7.2.4.32 REG_FRM_RESET

#define REG_FRM_RESET 0x0036

Frame Reset

7.2.4.33 REG_FRM_SANDBOX_REG0F

#define REG_FRM_SANDBOX_REG0F 0x80FF

Image Processing Registers

7.2.4.34 REG_FRM_STREAM_TYPE

#define REG_FRM_STREAM_TYPE 0x8003

List of Commands

7.2.4.35 REG_IMON_ADC0_CHF

#define REG_IMON_ADCO_CHF 0x005B /* V5P0_FP Current Monitor (1/2) */

Status Registers

7.2.4.36 REG_MAC_CFG_VECTOR1

#define REG_MAC_CFG_VECTOR1 0x0027

Ethernet Hardware Conf

7.2.4.37 REG_MAC_CFG_VECTOR2

#define REG_MAC_CFG_VECTOR2 0x002D

Ethernet Hardware Conf Power Supply Control

7.2.4.38 REG_MAC_STATS2_FAB2B1

#define REG_MAC_STATS2_FAB2B1 0x802E

SRAM Test Interface

7.2.4.39 REG_PHY1_MDIO_CMD

#define REG_PHY1_MDIO_CMD 0x0022

Start(1), RnW(1), WDRd(1), PHY Addr(5), REG Addr(5)

7.2.4.40 REG_PS_ENABLE

#define REG_PS_ENABLE 0x0030

Power Supply Enable:

7.2.4.41 REG_PS_SYNC_DIV0 #define REG_PS_SYNC_DIV0 0x0031 2.5V Gen 7.2.4.42 REG_PS_SYNC_DIV1 #define REG_PS_SYNC_DIV1 0x0032 3.3V Gen 7.2.4.43 REG_PS_SYNC_DIV2 #define REG_PS_SYNC_DIV2 0x0033 2.5V Frame 7.2.4.44 REG_PS_SYNC_DIV3 #define REG_PS_SYNC_DIV3 0x0034 0.9V Frame 7.2.4.45 REG_PS_SYNC_DIV4 #define REG_PS_SYNC_DIV4 0x0035 5.0V FP Frame FPGA Control 7.2.4.46 REG_SANDBOX_REG0F #define REG_SANDBOX_REGOF 0x00FF -----< Frame FPGA Registers > Command Registers 7.2.4.47 REG_SI570_REG3 #define REG_SI570_REG3 0x003C **Power Monitor Registers** 7.2.4.48 REG_SRAM_COMMAND

#define REG_SRAM_COMMAND 0x8030

1 bit [0] >> Read NOT Write 2 bits [3:2] >> Modes: - Single RW 0x00 - Burst RW 0x01 - Test/Diagnostic 10 - Sleep 11 1 bit [4] >> start/stop

7.2.4.49 REG_SRAM_STATUS0

#define REG_SRAM_STATUS0 0x803B

Programmable Clock

7.2.4.50 REG_STREAM_TYPE

#define REG_STREAM_TYPE 0x0003

FCLK Values

7.2.4.51 REG_TRIGGERMASK_REG

#define REG_TRIGGERMASK_REG 0x8051

[00]==SW Trigger, [01]==FP TrigIn2, [10]==FP TrigIn1, [11]==FP TrigIn1OR2

Index

CIN COntrol Timing Routines, 18	cin_ctl_read, 11
CIN Control Bias Routines, 17	cin_ctl_stream_write, 11
CIN Data Framestore Functions, 22	cin_ctl_write, 12
cin_data_framestore_disable, 22	cin_ctl_write_with_readback, 12
cin_data_framestore_skip, 22	cin_ctl, 25
cin_data_framestore_trigger, 23	cin_ctl_config, 25
cin_data_framestore_trigger_enable, 23	cin ctl destroy
cin_data_get_framestore_counter, 23	Cin Control Initialization Routines, 9
CIN Data Initialization Routines, 19	cin_ctl_id, 26
cin_data_destroy, 19	cin_ctl_init
cin_data_init, 19	Cin Control Initialization Routines, 9
CIN FCLK Configuration Routines, 15	cin_ctl_listener, 26
CIN Firmware Upload Routines, 14	cin_ctl_pwr_mon_t, 26
CIN Status Routines, 16	cin_ctl_pwr_val, 27
CMD_DISABLE_CLKS	cin ctl read
cin_register_map.h, 44	Cin Control Read/Rwite Routines, 11
CMD_ENABLE_CLKS	cin_ctl_stream_write
cin_register_map.h, 44	Cin Control Read/Rwite Routines, 11
CMD FCLK 250	cin ctl write
cin register map.h, 44	Cin Control Read/Rwite Routines, 12
CMD FCLK COMMIT	cin_ctl_write_with_readback
cin register map.h, 45	Cin Control Read/Rwite Routines, 12
CMD_MON_START	cin_data, 27
cin_register_map.h, 45	cin_data_callbacks, 28
CMD_MON_STOP	cin_data_destroy
cin_register_map.h, 45	CIN Data Initialization Routines, 19
CMD_PS_ENABLE	cin_data_frame, 28
cin_register_map.h, 45	cin_data_framestore_disable
CMD_PS_POWERDOWN	CIN Data Framestore Functions, 22
cin_register_map.h, 45	cin_data_framestore_skip
CMD_READ_REG	CIN Data Framestore Functions, 22
cin_register_map.h, 45	cin_data_framestore_trigger
CMD RESET FRAME COUNT	CIN Data Framestore Functions, 23
cin_register_map.h, 45	cin_data_framestore_trigger_enable
CMD_SEND_FCRIC_CONFIG	CIN Data Framestore Functions, 23
cin_register_map.h, 45	cin_data_get_framestore_counter
CMD SEND SYNC PULSE	CIN Data Framestore Functions, 23
cin_register_map.h, 46	cin_data_init
CMD_SYNC_DETECTOR2READOUT	CIN Data Initialization Routines, 19
cin_register_map.h, 46	cin data packet, 28
CMD_WR_CCD_BIAS_REG	cin_data_proc, 29
cin_register_map.h, 46	cin_data_send_magic
CMD_WR_CCD_CLOCK_REG	Cin Control Initialization Routines, 10
cin register map.h, 46	cin_data_stats, 29
Cin Control Initialization Routines, 9	cin_data_threads, 29
cin_ctl_destroy, 9	cin_map_t, 30
cin ctl init, 9	cin_port, 30
cin data send magic, 10	cin_register_map.h
Cin Control Read/Rwite Routines 11	CMD DISABLE CLKS 44

54 INDEX

CMD_ENABLE_CLKS, 44	REG_CLOCK_EN_REG
CMD_FCLK_250, 44	cin_register_map.h, 46
CMD_FCLK_COMMIT, 45	REG_CLOCKCONFIGREGISTER0_REG
CMD MON START, 45	cin_register_map.h, 46
CMD_MON_STOP, 45	REG COMMAND
CMD_PS_ENABLE, 45	cin_register_map.h, 47
CMD_PS_POWERDOWN, 45	REG_DEBUGCOUNTER04_REG
CMD_READ_REG, 45	cin_register_map.h, 47
CMD RESET FRAME COUNT, 45	REG_DELAYTOSHUTTERLSB_REG
CMD_SEND_FCRIC_CONFIG, 45	
CMD_SEND_FORTIO_CONFIG, 45	cin_register_map.h, 47
	REG_ETH_ENABLE
CMD_SYNC_DETECTOR2READOUT, 46	cin_register_map.h, 47
CMD_WR_CCD_BIAS_REG, 46	REG_ETH_RESET
CMD_WR_CCD_CLOCK_REG, 46	cin_register_map.h, 47
REG_BIASCONFIGREGISTER0_REG, 46	REG_FCLK_I2C_ADDRESS
REG_BIASREGISTERDATAOUT, 46	cin_register_map.h, 47
REG_CLOCK_EN_REG, 46	REG_FCLK_I2C_DATA_RD
REG_CLOCKCONFIGREGISTER0_REG, 46	cin_register_map.h, 47
REG_COMMAND, 47	REG_FCLK_I2C_DATA_WR
REG_DEBUGCOUNTER04_REG, 47	cin_register_map.h, 48
REG_DELAYTOSHUTTERLSB_REG, 47	REG FCLK SET5
REG ETH ENABLE, 47	cin_register_map.h, 48
REG ETH RESET, 47	REG FPGA VERSION
REG_FCLK_I2C_ADDRESS, 47	
REG_FCLK_I2C_DATA_RD, 47	cin_register_map.h, 48
REG_FCLK_I2C_DATA_WR, 48	REG_FRM_10GbE_SEL
REG_FCLK_SET5, 48	cin_register_map.h, 48
	REG_FRM_FPGA_VERSION
REG_FPGA_VERSION, 48	cin_register_map.h, 48
REG_FRM_10GbE_SEL, 48	REG_FRM_RESET
REG_FRM_FPGA_VERSION, 48	cin_register_map.h, 48
REG_FRM_RESET, 48	REG_FRM_SANDBOX_REG0F
REG_FRM_SANDBOX_REG0F, 48	cin_register_map.h, 48
REG_FRM_STREAM_TYPE, 49	REG_FRM_STREAM_TYPE
REG_IMON_ADC0_CHF, 49	cin register map.h, 49
REG_MAC_CFG_VECTOR1, 49	REG_IMON_ADC0_CHF
REG_MAC_CFG_VECTOR2, 49	cin_register_map.h, 49
REG_MAC_STATS2_FAB2B1, 49	REG_MAC_CFG_VECTOR1
REG_PHY1_MDIO_CMD, 49	cin_register_map.h, 49
REG_PS_ENABLE, 49	REG MAC CFG VECTOR2
REG_PS_SYNC_DIV0, 49	cin_register_map.h, 49
REG PS SYNC DIV1, 50	
REG PS SYNC DIV2, 50	REG_MAC_STATS2_FAB2B1
REG_PS_SYNC_DIV3, 50	cin_register_map.h, 49
REG PS SYNC DIV4, 50	REG_PHY1_MDIO_CMD
REG SANDBOX REG0F, 50	cin_register_map.h, 49
REG_SI570_REG3, 50	REG_PS_ENABLE
REG_SRAM_COMMAND, 50	cin_register_map.h, 49
	REG_PS_SYNC_DIV0
REG_SRAM_STATUSO, 50	cin_register_map.h, 49
REG_STREAM_TYPE, 51	REG PS SYNC DIV1
REG_TRIGGERMASK_REG, 51	cin_register_map.h, 50
de	REG PS SYNC DIV2
descramble_map_t, 30	cin_register_map.h, 50
## 01	REG_PS_SYNC_DIV3
fifo, 31	cin_register_map.h, 50
DEC DIACCONFICDECICTEDO DEC	
REG_BIASCONFIGREGISTER0_REG	REG_PS_SYNC_DIV4
cin_register_map.h, 46	cin_register_map.h, 50
REG_BIASREGISTERDATAOUT	REG_SANDBOX_REG0F
cin_register_map.h, 46	cin_register_map.h, 50

INDEX 55

REG_SI570_REG3
cin_register_map.h, 50
REG_SRAM_COMMAND
cin_register_map.h, 50
REG_SRAM_STATUS0
cin_register_map.h, 50
REG_STREAM_TYPE
cin_register_map.h, 51
REG_TRIGGERMASK_REG
cin_register_map.h, 51
src/cin.h, 33
src/cin_register_map.h, 39