libcin

Generated by Doxygen 1.8.13

# **Contents**

1	Fast	CCD Co	ommunication Library (libcin)	1
2	Mod	ule Inde	ex	3
	2.1	Module	es	3
3	Clas	s Index	c	5
	3.1	Class I	List	5
4	File	Index		7
	4.1	File Lis	st	7
5	Mod	ule Doc	cumentation	9
	5.1	Cin Co	ontrol Initialization Routines	9
		5.1.1	Detailed Description	9
		5.1.2	Function Documentation	9
			5.1.2.1 cin_ctl_destroy()	9
			5.1.2.2 cin_ctl_init()	10
			5.1.2.3 cin_data_send_magic()	10
	5.2	Cin Co	ontrol Read/Rwite Routines	11
		5.2.1	Detailed Description	11
		5.2.2	Function Documentation	11
			5.2.2.1 cin_ctl_read()	11
			5.2.2.2 cin_ctl_stream_write()	11
			5.2.2.3 cin_ctl_write()	12
			5.2.2.4 cin ctl write with readback()	12

ii CONTENTS

5.3	CIN Fi	rmware Upload Routines
	5.3.1	Detailed Description
5.4	CIN FO	CLK Configuration Routines
	5.4.1	Detailed Description
5.5	CIN St	tatus Routines
	5.5.1	Detailed Description
5.6	CIN C	ontrol Bias Routines
	5.6.1	Detailed Description
5.7	CIN C	Ontrol Timing Routines
	5.7.1	Detailed Description
5.8	CIN Da	ata Initialization Routines
	5.8.1	Detailed Description
	5.8.2	Function Documentation
		5.8.2.1 cin_data_destroy()
		5.8.2.2 cin_data_init()
5.9	CIN Da	ata Framestore Functions
	5.9.1	Detailed Description
	5.9.2	Function Documentation
		5.9.2.1 cin_data_framestore_disable()
		5.9.2.2 cin_data_framestore_skip()
		5.9.2.3 cin_data_framestore_trigger()
		5.9.2.4 cin_data_framestore_trigger_enable()
		5.9.2.5 cin_data_get_framestore_counter()

CONTENTS

6	Clas	s Documentation	25
	6.1	cin_config_timing Struct Reference	25
		6.1.1 Member Data Documentation	25
		6.1.1.1 cols	25
		6.1.1.2 data	25
		6.1.1.3 data_len	25
		6.1.1.4 fclk_freq	26
		6.1.1.5 framestore	26
		6.1.1.6 name	26
		6.1.1.7 overscan	26
		6.1.1.8 rows	26
	6.2	cin_ctl Struct Reference	26
		6.2.1 Member Data Documentation	27
		6.2.1.1 fclk_time_tick	27
	6.3	cin_ctl_id Struct Reference	27
	6.4	cin_ctl_listener Struct Reference	27
	6.5	cin_ctl_pwr_mon_t Struct Reference	28
	6.6	cin_ctl_pwr_val Struct Reference	28
	6.7	cin_data Struct Reference	28
	6.8	cin_data_callbacks Struct Reference	29
	6.9	cin_data_frame Struct Reference	29
	6.10	cin_data_packet Struct Reference	30
	6.11	cin_data_proc Struct Reference	30
	6.12	cin_data_stats Struct Reference	30
	6.13	cin_data_threads Struct Reference	31
	6.14	cin_map_t Struct Reference	31
	6.15	cin_port Struct Reference	31
	6.16	descramble_map_t Struct Reference	31
	6.17	fifo Struct Reference	32

iv CONTENTS

7	File	Docum	entation		33
	7.1	src/cin	h File Ref	erence	33
		7.1.1	Detailed	Description	38
		7.1.2	LICENSE	<b>.</b>	38
		7.1.3	DESCRI	PTION	39
		7.1.4	Macro De	efinition Documentation	39
			7.1.4.1	CIN_CONFIG_MAX_TIMING_DATA	39
			7.1.4.2	CIN_CONFIG_MAX_TIMING_MODES	39
	7.2	src/cin	_register_r	map.h File Reference	39
		7.2.1	Detailed	Description	44
		7.2.2	LICENSE	E	44
		7.2.3	DESCRI	PTION	44
		7.2.4	Macro De	efinition Documentation	45
			7.2.4.1	CMD_DISABLE_CLKS	45
			7.2.4.2	CMD_ENABLE_CLKS	45
			7.2.4.3	CMD_FCLK_250	45
			7.2.4.4	CMD_FCLK_COMMIT	45
			7.2.4.5	CMD_MON_START	45
			7.2.4.6	CMD_MON_STOP	45
			7.2.4.7	CMD_PS_ENABLE	45
			7.2.4.8	CMD_PS_POWERDOWN	46
			7.2.4.9	CMD_READ_REG	46
			7.2.4.10	CMD_RESET_FRAME_COUNT	46
			7.2.4.11	CMD_SEND_FCRIC_CONFIG	46
			7.2.4.12	CMD_SEND_SYNC_PULSE	46
			7.2.4.13	CMD_SYNC_DETECTOR2READOUT	46
			7.2.4.14	CMD_WR_CCD_BIAS_REG	46
			7.2.4.15	CMD_WR_CCD_CLOCK_REG	46
			7.2.4.16	REG_BIASCONFIGREGISTER0_REG	47
			7.2.4.17	REG_BIASREGISTERDATAOUT	47

CONTENTS

7.2.4.18	REG_CLOCK_EN_REG	47
7.2.4.19	REG_CLOCKCONFIGREGISTER0_REG	47
7.2.4.20	REG_COMMAND	47
7.2.4.21	REG_DEBUGCOUNTER04_REG	47
7.2.4.22	REG_DELAYTOSHUTTERLSB_REG	47
7.2.4.23	REG_ETH_ENABLE	48
7.2.4.24	REG_ETH_RESET	48
7.2.4.25	REG_FCLK_I2C_ADDRESS	48
7.2.4.26	REG_FCLK_I2C_DATA_RD	48
7.2.4.27	REG_FCLK_I2C_DATA_WR	48
7.2.4.28	REG_FCLK_SET5	48
7.2.4.29	REG_FPGA_VERSION	48
7.2.4.30	REG_FRM_10GbE_SEL	49
7.2.4.31	REG_FRM_FPGA_VERSION	49
7.2.4.32	REG_FRM_RESET	49
7.2.4.33	REG_FRM_SANDBOX_REG0F	49
7.2.4.34	REG_FRM_STREAM_TYPE	49
7.2.4.35	REG_IMON_ADC0_CHF	49
7.2.4.36	REG_MAC_CFG_VECTOR1	49
7.2.4.37	REG_MAC_CFG_VECTOR2	49
7.2.4.38	REG_MAC_STATS2_FAB2B1	50
7.2.4.39	REG_PHY1_MDIO_CMD	50
7.2.4.40	REG_PS_ENABLE	50
7.2.4.41	REG_PS_SYNC_DIV0	50
7.2.4.42	REG_PS_SYNC_DIV1	50
7.2.4.43	REG_PS_SYNC_DIV2	50
7.2.4.44	REG_PS_SYNC_DIV3	50
7.2.4.45	REG_PS_SYNC_DIV4	50
7.2.4.46	REG_SANDBOX_REG0F	51
7.2.4.47	REG_SI570_REG3	51
7.2.4.48	REG_SRAM_COMMAND	51
7.2.4.49	REG_SRAM_STATUS0	51
7.2.4.50	REG_STREAM_TYPE	51
7.2.4.51	REG_TRIGGERMASK_REG	51

53

Index

# **Chapter 1**

# **FastCCD Communication Library (libcin)**

#### Introduction

This library, based in C is designed to control the FastCCD detector from Lawrence Berkeley National Laboratory. It controls both camera control functions and data acquisition (frame acquisition). It is separated into two distinct parts, the control part <code>,cin\_ctl</code>, and the data (image) part named <code>cin\_data</code>. It was written in part for use with areaDetector.

## **Prerequisites**

The library relies on the following:

- libbsd (Used for string manipulation)
- libconfig (Used for nice config files)
- libpthread (Used for threading)
- librt (Used for time functions)

#### Installation

Installation of the library is like most unix based source packages:

<sup>./</sup>make ./make doc ./make test

<sup>./</sup>make install

### **TCP/IP Stack Tuning**

In order for the CIN data to operate efficiently, the 10G interface on the host computer needs to be tuned. This needs to be done by adding the following to the file /etc/sysctl.conf.

```
# Increase the maximum buffer that user programs can request
# 2147483647 = 2048 Mb
net.core.rmem_max=2147483647
net.core.wmem_max=2147483647
# Set a default value 10 times bigger
net.core.rmem_default=1000000
net.core.wmem_default=1000000
# increase the length of the processor input queue
net.core.netdev_max_backlog = 250000
# recommended for hosts with jumbo frames enabled
net.ipv4.tcp_mtu_probing=1
```

These can be reread by the system without rebooting by entering the command:

```
$sudo sysctl --system
```

#### Versioning

For the versions available, see the tags on this repository.

#### **Authors**

• Stuart B. Wilkins - stuwilkins

See also the list of contributors who participated in this project.

#### License

This project is licensed under the BSD License - see the LICENSE file for details

#### **Acknowledgments**

A huge thanks to Peter Dennes, John Joseph and the detector team at LBNL and the team at Sydor Instruments.

# Chapter 2

# **Module Index**

# 2.1 Modules

## Here is a list of all modules:

n Control Initialization Routines	9
Control Read/Rwite Routines	1
N Firmware Upload Routines	4
N FCLK Configuration Routines	5
N Status Routines	6
N Control Bias Routines	7
N COntrol Timing Routines	8
N Data Initialization Routines	9
N Data Framestore Functions	2

4 Module Index

# **Chapter 3**

# **Class Index**

# 3.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

cin_config_timing	
cin_ctl	
cin_ctl_id	
cin_ctl_listener	
cin_ctl_pwr_mon_t	
cin_ctl_pwr_val	
cin_data	
cin_data_callbacks	
cin_data_frame	
cin_data_packet	
cin_data_proc	
cin_data_stats	
cin_data_threads	
cin_map_t	
cin_port	
descramble_map_t	
fifo	

6 Class Index

# Chapter 4

# File Index

# 4.1 File List

Here is a list of all documented files with brief descriptions:

in.h	30
in_register_map.h	39
inregisters.h	?'
ommon.h	?'
onfig.h	?'
ontrol.h	?'
lata.h	
lescramble.h	?'
lescramble_map.h	?'
ifo.h	?'
eport.h	?'

8 File Index

# **Chapter 5**

# **Module Documentation**

## 5.1 Cin Control Initialization Routines

#### **Functions**

- int cin\_ctl\_init (cin\_ctl\_t \*cin, char \*addr, uint16\_t port, uint16\_t sport, char \*bind\_addr, uint16\_t bind\_port, uint16\_t bind\_sport)
- int cin\_ctl\_destroy (cin\_ctl\_t \*cin)
- int cin\_data\_send\_magic (cin\_data\_t \*cin)

### 5.1.1 Detailed Description

#### 5.1.2 Function Documentation

#### 5.1.2.1 cin\_ctl\_destroy()

Destroy (close) the cin control library

Close connections, free memory and exit library

### **Parameters**

```
cin | handle to cin library
```

#### Returns

Returns 0 on sucsess non-zero if error

#### 5.1.2.2 cin\_ctl\_init()

Initialize the cin control library

Initialize the control structures and communications with the CIN via the control interface. This function opens the UDP ports and starts a listening thread to recieve packets from the CIN.

#### **Parameters**

cin	handle to cin library
addr	ip address of CIN base address
port	UDP port of cin
sport	stream output UDP port of cin
bind_addr	ip address to bind to
bind_port	input udp port of cin
bind_sport	stream input udp port of cin

# Returns

Returns 0 on sucsess non-zero if error

#### 5.1.2.3 cin\_data\_send\_magic()

Send a magic packet to the CIN to initialize data

#### **Parameters**

cin	handle to cin library
_	··· · · · · · · · · · · · · · · · · ·

#### Returns

Returns 0 on sucsess non-zero if error

### 5.2 Cin Control Read/Rwite Routines

### **Functions**

```
• int cin_ctl_read (cin_ctl_t *cin, uint16_t reg, uint16_t *val, int wait)
```

- int cin\_ctl\_write (cin\_ctl\_t \*cin, uint16\_t reg, uint16\_t val, int wait)
- int cin\_ctl\_stream\_write (cin\_ctl\_t \*cin, unsigned char \*val, int size)
- int cin\_ctl\_write\_with\_readback (cin\_ctl\_t \*cin, uint16\_t reg, uint16\_t val)
- int cin\_ctl\_pwr (cin\_ctl\_t \*cin, int pwr)
- int cin ctl fp pwr (cin ctl t \*cin, int pwr)
- int cin\_ctl\_fo\_test\_pattern (cin\_ctl\_t \*cin, int on\_off)

### 5.2.1 Detailed Description

#### 5.2.2 Function Documentation

# 5.2.2.1 cin\_ctl\_read()

#### Read register from CIN

### Parameters

cin	handle to cin library
reg	register to read
val	variable to read value of register to
wait	if non-zero, wait a predefined time before read command (for i2c)

#### Returns

Returns 0 on sucsess non-zero if error

#### 5.2.2.2 cin\_ctl\_stream\_write()

#### Write stream data to CIN

#### **Parameters**

cin	handle to cin library
val	array of values to write
size	size of array pointed to by val

Write stream data to cin in form of 16 bit array.

#### Returns

Returns 0 on sucsess non-zero if error

#### 5.2.2.3 cin\_ctl\_write()

Write register to CIN

#### **Parameters**

cin	handle to cin library
reg	register to write to
val	value to write to register
wait	if non-zero

Write register value to CIN. If wait is non-zero then wait a sleep time of i CIN\_CTL\_WRITE\_SLEEP before releasing the mutex to add flow control to the cin.

#### Returns

Returns 0 on sucsess non-zero if error

### 5.2.2.4 cin\_ctl\_write\_with\_readback()

Write register to CIN with readback verification

#### **Parameters**

cin	handle to cin library
reg	register to write to
val	value to write to register

Write register value to CIN. Follow write with read of register and compare value. CIN\_CTL\_WRITE\_SLEEP before releasing the mutex to add flow control to the cin.

#### Returns

Returns 0 on sucsess non-zero if error

# 5.3 CIN Firmware Upload Routines

### **Functions**

- int cin\_ctl\_load\_config (cin\_ctl\_t \*cin, char \*filename)
- int cin\_ctl\_load\_firmware (cin\_ctl\_t \*cin)
- int cin\_ctl\_load\_firmware\_file (cin\_ctl\_t \*cin, char \*filename)
- int cin\_ctl\_load\_firmware\_data (cin\_ctl\_t \*cin, unsigned char \*data, int data\_len)

# 5.3.1 Detailed Description

Firmware upload routines

# 5.4 CIN FCLK Configuration Routines

### **Functions**

- int cin\_ctl\_get\_fclk (cin\_ctl\_t \*cin, int \*clkfreq)
- int cin\_ctl\_set\_fclk (cin\_ctl\_t \*cin, int clkfreq)
- int cin\_ctl\_set\_fclk\_regs (cin\_ctl\_t \*cin, int clkfreq)

# 5.4.1 Detailed Description

Firmware upload routines

# 5.5 CIN Status Routines

### **Functions**

- int cin\_ctl\_get\_cfg\_fpga\_status (cin\_ctl\_t \*cin, uint16\_t \*\_val)
- int cin\_ctl\_get\_id (cin\_ctl\_t \*cin, cin\_ctl\_id\_t \*\_val)
- int cin\_ctl\_get\_dcm\_status (cin\_ctl\_t \*cin, uint16\_t \*\_val)
- int cin\_ctl\_get\_power\_status (cin\_ctl\_t \*cin, int full, int \*pwr, cin\_ctl\_pwr\_mon\_t \*values)

# 5.5.1 Detailed Description

Status Routines

## 5.6 CIN Control Bias Routines

### **Functions**

- int cin\_ctl\_set\_bias (cin\_ctl\_t \*cin, int val)
- int cin\_ctl\_get\_bias (cin\_ctl\_t \*cin, int \*val)
- int cin\_ctl\_set\_bias\_regs (cin\_ctl\_t \*cin, uint16\_t \*vals, int verify)
- int cin\_ctl\_get\_bias\_regs (cin\_ctl\_t \*cin, uint16\_t \*vals)
- int cin\_ctl\_set\_bias\_voltages (cin\_ctl\_t \*cin, float \*voltage, int verify)
- int cin\_ctl\_get\_bias\_voltages (cin\_ctl\_t \*cin, float \*voltage)

# 5.6.1 Detailed Description

Initialization group

# 5.7 CIN COntrol Timing Routines

## **Functions**

- int cin\_ctl\_set\_timing\_regs (cin\_ctl\_t \*cin, uint16\_t \*vals, int vals\_len)
- int cin\_ctl\_get\_timing\_regs (cin\_ctl\_t \*cin, uint16\_t \*vals)

# 5.7.1 Detailed Description

Timing setup group

#### 5.8 CIN Data Initialization Routines

#### **Functions**

- int cin\_data\_init (cin\_data\_t \*cin, char \*addr, uint16\_t port, char \*bind\_addr, uint16\_t bind\_port, int rcvbuf, int packet\_buffer\_len, int frame\_buffer\_len, cin\_data\_callback push\_callback, cin\_data\_callback pop\_callback, void \*usr\_ptr)
- void cin\_data\_destroy (cin\_data\_t \*cin)

#### 5.8.1 Detailed Description

Initialization group

#### 5.8.2 Function Documentation

#### 5.8.2.1 cin\_data\_destroy()

Close the cin data library and cleanup

Stop all the processing threads and join them to the main thread. This function blocks until all threads have joined the main thread (program). This should be called to clean up the library before the program is exited

#### **Parameters**

```
cin Handle to cin data library
```

#### 5.8.2.2 cin\_data\_init()

Initialize the cin data library

Initialize the data handeling routines and start the threads for listening.

## **Parameters**

cin	Handle to cin data library
addr	IP-Address of cin (if NULL defaults to standard)
port	UDP Port of CIN
bind_addr	IP-Address to bind to (if NULL binds to 0.0.0.0)
bind_port	UDP Port of host
rcvbuf	TCP/IP Kernel recieve buffer size
packet_buffer_len	Length of packet buffer fifo (in units number of packets)
frame_buffer_len	Length of frame (assembler) buffer fifo (in units of number of frames)
push_callback	This function is called when a data structure is needed
pop_callback	This function is called when an image has been processed
usr_ptr	Pointer passed to callback functions

### 5.9 CIN Data Framestore Functions

#### **Functions**

- void cin\_data\_framestore\_trigger (cin\_data\_t \*cin, int count)
- void cin\_data\_framestore\_skip (cin\_data\_t \*cin, int count)
- int cin\_data\_get\_framestore\_counter (cin\_data\_t \*cin)
- void cin\_data\_framestore\_disable (cin\_data\_t \*cin)
- void cin\_data\_framestore\_trigger\_enable (cin\_data\_t \*cin)

### 5.9.1 Detailed Description

Framestore Group

#### 5.9.2 Function Documentation

### 5.9.2.1 cin\_data\_framestore\_disable()

#### Disable the framestore modes

This function disables the framestore modes (software trigger and skip). If the camera is hardware triggering then the images will start to be processed.

#### **Parameters**

```
cin | Handle to the cin library
```

#### 5.9.2.2 cin\_data\_framestore\_skip()

#### Enable framestore skip mode

Enable the framestore skip mode. This function should be called before hardware triggering the camera. This causes the data processing to skip

#### **Parameters**

count	frames from the first images to be read. This is usually done to stop the first few frames from being over exposed.	
cin	handle to the cin_data library	

#### 5.9.2.3 cin\_data\_framestore\_trigger()

#### Send a framestore (software) trigger

Send a software trigger to the CIN by timestamping the request time and allow images to be processed when recieved after this time. The count option sets the number of frames to trigger. A value of -1 indicated that the trigger should not count images but run indefinately after the trigger has occured.

#### **Parameters**

cin	handle to the cin_data library
count	number of frames to trigger

#### 5.9.2.4 cin\_data\_framestore\_trigger\_enable()

### Enable the framestore trigger mode

This function enables the framestore trigger mode. It cases the images to not be processed pending a call to the function to (software) trigger the camera.

#### **Parameters**

```
cin Handle to the cin library
```

#### 5.9.2.5 cin\_data\_get\_framestore\_counter()

Get the value of the framestore counter

Return the number of frames in the framestore counter. In trigger mode, this returns the number of frames to go. In skip mode, this returns the number of frames that have to be skipped.

#### **Parameters**

cin handle to the cin\_data library

#### Returns

Number of frames to go in trigger

# **Chapter 6**

# **Class Documentation**

# 6.1 cin\_config\_timing Struct Reference

### **Public Attributes**

- uint16\_t \* data
- int data\_len
- char name [40]
- int rows
- int cols
- · int overscan
- int fclk freq
- · int framestore

#### 6.1.1 Member Data Documentation

```
6.1.1.1 cols
```

int cin\_config\_timing::cols

Cols for this timing setup

6.1.1.2 data

uint16\_t\* cin\_config\_timing::data

Pointer to timing data

6.1.1.3 data\_len

int cin\_config\_timing::data\_len

timing data length

26 Class Documentation

#### 6.1.1.4 fclk\_freq

int cin\_config\_timing::fclk\_freq

### FCLK Frequency to use

#### 6.1.1.5 framestore

int cin\_config\_timing::framestore

#### Flag (not zero means framestore

#### 6.1.1.6 name

char cin\_config\_timing::name[40]

#### String for config name

#### 6.1.1.7 overscan

int cin\_config\_timing::overscan

#### Number of overscan cols for this setup

#### 6.1.1.8 rows

int cin\_config\_timing::rows

### Rows for this timing setup

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.2 cin\_ctl Struct Reference

#### **Public Attributes**

- char \* addr
- char \* bind\_addr
- int port
- int bind\_port
- int sport
- int bind\_sport
- cin\_port\_t ctl\_port
- cin\_port\_t stream\_port
- cin\_config\_timing\_t timing [CIN\_CONFIG\_MAX\_TIMING\_MODES]
- int timing\_num
- cin\_config\_timing\_t \* current\_timing
- int fclk\_time\_tick
- cin ctl listener t \* listener
- pthread\_mutex\_t access
- pthread\_mutexattr\_t access\_attr

#### 6.2.1 Member Data Documentation

#### 6.2.1.1 fclk\_time\_tick

```
int cin_ctl::fclk_time_tick
```

#### In micro seconds

The documentation for this struct was generated from the following file:

• src/cin.h

# 6.3 cin\_ctl\_id Struct Reference

### **Public Attributes**

- uint16\_t base\_board\_id
- uint16\_t base\_serial\_no
- uint16\_t base\_fpga\_ver
- uint16\_t fabric\_board\_id
- uint16\_t fabric\_serial\_no
- uint16\_t fabric\_fpga\_ver

The documentation for this struct was generated from the following file:

• src/cin.h

# 6.4 cin\_ctl\_listener Struct Reference

#### **Public Attributes**

- struct cin\_port \* cp
- fifo ctl\_fifo
- · pthread\_t thread\_id
- · pthread\_barrier\_t barrier

The documentation for this struct was generated from the following file:

• src/cin.h

28 Class Documentation

## 6.5 cin\_ctl\_pwr\_mon\_t Struct Reference

#### **Public Attributes**

- cin\_ctl\_pwr\_val\_t bus\_12v0
- cin\_ctl\_pwr\_val\_t mgmt\_3v3
- cin\_ctl\_pwr\_val\_t mgmt\_2v5
- cin\_ctl\_pwr\_val\_t mgmt\_1v2
- cin\_ctl\_pwr\_val\_t enet\_1v0
- cin\_ctl\_pwr\_val\_t s3e\_3v3
- cin\_ctl\_pwr\_val\_t gen\_3v3
- om\_ou\_pm\_val\_t gon\_ove
- cin\_ctl\_pwr\_val\_t gen\_2v5
- cin\_ctl\_pwr\_val\_t v6\_0v9
- cin\_ctl\_pwr\_val\_t v6\_1v0
- cin\_ctl\_pwr\_val\_t v6\_2v5
- cin\_ctl\_pwr\_val\_t fp

The documentation for this struct was generated from the following file:

• src/cin.h

# 6.6 cin\_ctl\_pwr\_val Struct Reference

#### **Public Attributes**

- double i
- double v

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.7 cin\_data Struct Reference

#### **Public Attributes**

- fifo \* packet\_fifo
- fifo \* frame\_fifo
- · cin\_data\_threads\_t listen\_thread
- · cin\_data\_threads\_t assembler\_thread
- cin\_data\_threads\_t descramble\_thread
- pthread\_mutex\_t descramble\_mutex
- pthread\_mutex\_t stats\_mutex
- pthread\_mutex\_t framestore\_mutex
- · cin\_data\_callbacks\_t callbacks
- char \* addr
- char \* bind addr
- int port

- int bind\_port
- int recv\_buf
- cin\_port\_t dp
- · struct timespec framerate
- unsigned long int dropped\_packets
- unsigned long int mallformed\_packets
- uint16\_t last\_frame
- descramble\_map\_t map
- int framestore\_mode
- struct timespec framestore\_trigger
- int framestore\_counter

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.8 cin\_data\_callbacks Struct Reference

#### **Public Attributes**

```
void *(* push )(cin_data_frame_t *)
```

- void \*(\* pop )(cin\_data\_frame\_t \*)
- cin\_data\_frame\_t \* frame

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.9 cin\_data\_frame Struct Reference

#### **Public Attributes**

- uint16\_t \* data
- uint16\_t number
- struct timespec timestamp
- int size\_x
- int size\_y
- void \* usr\_ptr

The documentation for this struct was generated from the following file:

30 Class Documentation

## 6.10 cin\_data\_packet Struct Reference

#### **Public Attributes**

- unsigned char \* data
- int size
- · struct timespec timestamp

The documentation for this struct was generated from the following file:

· src/data.h

## 6.11 cin\_data\_proc Struct Reference

#### **Public Attributes**

```
• void *(* input_get )(void *, int)
```

- void \*(\* input\_put )(void \*, int)
- void \* input\_args
- · int reader
- void \*(\* output\_put )(void \*)
- void \*(\* output\_get )(void \*)
- void \* output\_args
- cin\_data\_t \* parent

The documentation for this struct was generated from the following file:

src/data.h

## 6.12 cin\_data\_stats Struct Reference

#### **Public Attributes**

- · int last frame
- · double framerate
- double datarate
- double packet\_percent\_full
- double frame\_percent\_full
- double image\_percent\_full
- long int packet\_overruns
- long int frame\_overruns
- long int image\_overruns
- long int packet\_used
- long int frame\_usedlong int image\_used
- long int dropped\_packets
- long int mallformed\_packets

The documentation for this struct was generated from the following file:

## 6.13 cin\_data\_threads Struct Reference

#### **Public Attributes**

- · pthread t thread id
- · int started

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.14 cin\_map\_t Struct Reference

#### **Public Attributes**

- · char \* name
- uint16\_t reg

The documentation for this struct was generated from the following file:

· src/cinregisters.h

## 6.15 cin\_port Struct Reference

### **Public Attributes**

- · int sockfd
- struct timeval tv
- struct sockaddr\_in sin\_srv
- struct sockaddr\_in sin\_cli
- · socklen t slen

The documentation for this struct was generated from the following file:

• src/cin.h

## 6.16 descramble\_map\_t Struct Reference

#### **Public Attributes**

- uint32\_t \* map
- int size\_x
- int size y
- int overscan
- int rows

The documentation for this struct was generated from the following file:

32 Class Documentation

## 6.17 fifo Struct Reference

#### **Public Attributes**

- void \* data
- void \* head
- void \* tail [FIFO\_MAX\_READERS]
- void \* end
- int readers
- · long int size
- int elem\_size
- int full
- long int overruns
- pthread\_mutex\_t mutex
- pthread\_cond\_t signal

The documentation for this struct was generated from the following file:

## **Chapter 7**

## **File Documentation**

#### 7.1 src/cin.h File Reference

```
#include <stdint.h>
#include <stdio.h>
#include <sys/socket.h>
#include <netinet/in.h>
#include <netinet/ip.h>
#include <sys/time.h>
#include <pthread.h>
```

#### **Classes**

- struct fifo
- struct cin\_ctl\_listener
- struct cin\_port
- struct cin\_config\_timing
- struct cin\_ctl
- struct cin\_data\_frame
- struct cin\_data\_stats
- struct cin\_data\_threads
- struct cin\_data\_callbacks
- struct descramble\_map\_t
- struct cin\_data
- struct cin\_ctl\_id
- struct cin\_ctl\_pwr\_val
- struct cin\_ctl\_pwr\_mon\_t

#### **Macros**

- #define CIN\_OK 0
- #define CIN ERROR -1
- #define CIN\_CTL\_IP "192.168.1.207"
- #define CIN\_CTL\_CIN\_PORT 49200
- #define CIN\_CTL\_BIND\_PORT 50200

- #define CIN CTL FRMW CIN PORT 49202
- #define CIN\_CTL\_FRMW\_BIND\_PORT 50202
- #define CIN\_CTL\_RCVBUF 10
- #define CIN CTL MAX READ TRIES 10
- #define CIN CTL MAX WRITE TRIES 5
- #define CIN\_CTL\_WRITE\_SLEEP 100
- #define CIN CTL STREAM CHUNK 256
- #define CIN\_CTL\_STREAM\_SLEEP 15
- #define CIN\_CTL\_POWER\_ENABLE 0x001F
- #define CIN\_CTL\_POWER\_DISABLE 0x0000
- #define CIN CTL FP POWER ENABLE 0x0020
- #define CIN CTL DCM LOCKED 0x0001
- #define CIN\_CTL\_DCM\_PSDONE 0x0002
- #define CIN CTL DCM STATUS0 0x0004
- #define CIN\_CTL\_DCM\_STATUS1 0x0008
- #define CIN CTL DCM STATUS2 0x0010
- #define CIN CTL DCM TX1 READY 0x0020
- #define CIN\_CTL\_DCM\_TX2\_READY 0x0040
- #define CIN CTL DCM ATCA ALARM 0x0080
- #define CIN\_CTL\_TRIG\_INTERNAL 0x0000
- #define CIN\_CTL\_TRIG\_EXTERNAL\_1 0x0001
- #define CIN CTL TRIG EXTERNAL 2 0x0002
- #define CIN CTL TRIG EXTERNAL BOTH 0x0003
- #define CIN\_CTL\_FOCUS\_BIT 0x0002
- #define CIN CTL FCLK 125 0x0000
- #define CIN\_CTL\_FCLK\_200 0x0001
- #define CIN CTL FCLK 250 0x0002
- #define CIN\_CTL\_FCLK\_125\_C 0x0003
- #define CIN\_CTL\_FCLK\_200\_C 0x0004
- #define CIN\_CTL\_FCLK\_250\_C 0x0005
- #define CIN\_CTL\_FCLK\_156\_C 0x0006
- #define CIN CTL FPGA STS CFG 0x8000
- #define CIN\_CTL\_FPGA\_STS\_FP\_PWR 0x0008
- #define CIN\_CTL\_DCM\_STS\_ATCA 0x0080
- #define CIN\_CTL\_DCM\_STS\_LOCKED 0x0001
- #define CIN\_CTL\_DCM\_STS\_OVERIDE 0x0800
- #define CIN\_CTL\_MUX1\_VCLK1 0x0001
- #define CIN\_CTL\_MUX1\_VCLK2 0x0002
- #define CIN\_CTL\_MUX1\_VCLK3 0x0003
- #define CIN CTL MUX1 ATG 0x0004
- #define CIN CTL MUX1 VFSCLK1 0x0005
- #define CIN\_CTL\_MUX1\_VFSCLK2 0x0006
- #define CIN\_CTL\_MUX1\_VFSCLK3 0x0007
- #define CIN\_CTL\_MUX1\_HCLK1 0x0008
- #define CIN\_CTL\_MUX1\_HCLK2 0x0009
- #define CIN CTL MUX1 OSW 0x000A
- #define CIN CTL MUX1 RST 0x000B
- #define CIN CTL MUX1 CONVERT 0x000C
- #define CIN\_CTL\_MUX1\_SHUTTER 0x000D
- #define CIN\_CTL\_MUX1\_SWTRIGGER 0x000E
- #define CIN\_CTL\_MUX1\_TRIGMON 0x000F
- #define CIN\_CTL\_MUX1\_EXPOSE 0x0000
- #define CIN CTL MUX2 VCLK1 0x0010
- #define CIN CTL MUX2 VCLK2 0x0020
- #define CIN CTL MUX2 VCLK3 0x0030

7.1 src/cin.h File Reference 35

- #define CIN\_CTL\_MUX2\_ATG 0x0040
- #define CIN\_CTL\_MUX2\_VFSCLK1 0x0050
- #define CIN\_CTL\_MUX2\_VFSCLK2 0x0060
- #define CIN CTL MUX2 VFSCLK3 0x0070
- #define CIN CTL MUX2 HCLK1 0x0080
- #define CIN\_CTL\_MUX2\_HCLK2 0x0090
- #define CIN CTL MUX2 HCLK3 0x00A0
- #define CIN\_CTL\_MUX2\_OSW 0x00B0
- #define CIN\_CTL\_MUX2\_RST 0x00C0
- #define CIN CTL MUX2 CONVERT 0x00D0
- #define CIN CTL MUX2 SAVE 0x00E0
- #define CIN CTL MUX2 HWTRIG 0x00F0
- #define CIN\_CTL\_MUX2\_EXPOSE 0x0000
- #define CIN CTL FO REG1 0x821D
- #define CIN\_CTL\_FO\_REG2 0x821E
- #define CIN CTL FO REG3 0x821F
- #define CIN CTL FO REG4 0x8001
- #define CIN\_CTL\_FO\_REG5 0x8211
- #define CIN\_CTL\_FO\_REG6 0x8212
- #define CIN\_CTL\_FO\_REG7 0x8213
- #define CIN\_DATA\_IP "10.0.5.207"
- #define CIN DATA BIND PORT 49201
- #define CIN DATA CIN PORT 49203
- #define CIN\_DATA\_MAX\_MTU 9000
- #define CIN DATA UDP HEADER 8
- #define CIN\_DATA\_MAGIC\_PACKET UINT64\_C(0x0000F4F3F2F1F000)
- #define CIN\_DATA\_MAGIC\_PACKET\_MASK UINT64\_C(0x0000FFFFFFFFF00)
- #define CIN DATA TAIL MAGIC PACKET UINT64 C(0x010DF0ADDEF2F1F0)
- #define CIN\_DATA\_DROPPED\_PACKET\_VAL 0x2000
- #define CIN\_DATA\_DATA\_MASK 0x1FFF
- #define CIN DATA CTRL MASK 0xE000
- #define CIN\_DATA\_SIGN\_MASK 0x1000
- #define CIN\_DATA\_GAIN\_8 0xC000
- #define CIN\_DATA\_GAIN\_4 0x4000
- #define CIN\_DATA\_PACKET\_LEN 8184
- #define CIN\_DATA\_MAX\_PACKETS 542
- #define CIN\_DATA\_RCVBUF (100\*1024\*1024)
- #define CIN\_DATA\_MAX\_FRAME\_X 1152
- #define CIN DATA MAX FRAME Y 2050
- #define CIN DATA MAX STREAM 2400000
- #define CIN\_DATA\_CCD\_COLS 96
- #define CIN\_DATA\_CCD\_COLS\_PER\_CHAN 10
- #define CIN\_DATA\_PIPELINE\_FLUSH 1344
- #define CIN\_CTL\_NUM\_BIAS\_VOLTAGE 20
- #define CIN CTL BIAS POSH 0
- #define CIN CTL BIAS NEGH 1
- #define CIN CTL BIAS POSRG 2
- #define CIN\_CTL\_BIAS\_NEGRG 3
- #define CIN\_CTL\_BIAS\_POSSW 4
- #define CIN CTL BIAS NEGSW 5
- #define CIN CTL BIAS POSV 6
- #define CIN CTL BIAS NEGV 7
- #define CIN CTL BIAS POSTG 8
- #define CIN CTL BIAS NEGTG 9

- #define CIN\_CTL\_BIAS\_POSVF 10
- #define CIN\_CTL\_BIAS\_NEGVF 11
- #define CIN\_CTL\_BIAS\_NEDGE 12
- #define CIN\_CTL\_BIAS\_OTG 13
- #define CIN CTL BIAS VDDR 14
- #define CIN CTL BIAS VDD OUT 15
- #define CIN CTL BIAS BUF BASE 16
- #define CIN CTL BIAS BUF DELTA 17
- #define CIN\_CTL\_BIAS\_SPARE1 18
- #define CIN CTL BIAS SPARE2 19
- #define DEBUG\_PRINT(fmt, ...) if(\_debug\_print\_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, \_\_FILE\_\_, \_\_LI ← NE\_\_, \_\_func\_\_, \_\_VA\_ARGS\_\_); }
- #define DEBUG\_COMMENT(fmt) if(\_debug\_print\_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, \_\_FILE\_\_, \_\_ 
   LINE\_\_, \_\_func\_\_); }
- #define ERROR\_COMMENT(fmt) if(\_error\_print\_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, \_\_FILE\_\_, \_\_LI ← NE\_\_, \_\_func\_\_); }
- #define ERROR\_PRINT(fmt, ...) if(\_error\_print\_flag) { fprintf(stderr, "%s:%d:%s(): " fmt, \_\_FILE\_\_, \_\_LIN←
   E\_\_, \_\_func\_\_, \_\_VA\_ARGS\_\_); }
- #define CIN CONFIG MAX STRING 40
- #define FIFO\_MAX\_READERS 10
- #define CIN CONFIG MAX TIMING DATA 880
- #define CIN\_CONFIG\_MAX\_TIMING\_MODES 20

#### **Typedefs**

- typedef struct cin\_ctl\_listener cin\_ctl\_listener\_t
- typedef struct cin port cin port t
- typedef struct cin config timing cin config timing t
- typedef struct cin\_ctl cin\_ctl\_t
- typedef struct cin\_data\_frame cin\_data\_frame\_t
- typedef struct cin\_data\_stats cin\_data\_stats\_t
- typedef struct cin\_data\_threads cin\_data\_threads\_t
- typedef struct cin data callbacks cin data callbacks t
- typedef struct cin data cin data t
- typedef void(\* cin data callback) (cin data frame t \*)
- typedef struct cin ctl id cin ctl id t
- typedef struct cin\_ctl\_pwr\_val cin\_ctl\_pwr\_val\_t

#### **Functions**

- void cin\_set\_debug\_print (int debug)
- void cin\_set\_error\_print (int error)
- void cin\_report (FILE \*fp, int details)
- int cin\_ctl\_init (cin\_ctl\_t \*cin, char \*addr, uint16\_t port, uint16\_t sport, char \*bind\_addr, uint16\_t bind\_port, uint16\_t bind\_sport)
- int cin\_ctl\_destroy (cin\_ctl\_t \*cin)
- int cin\_data\_send\_magic (cin\_data\_t \*cin)
- int cin\_ctl\_read (cin\_ctl\_t \*cin, uint16\_t reg, uint16\_t \*val, int wait)
- int cin\_ctl\_write (cin\_ctl\_t \*cin, uint16\_t reg, uint16\_t val, int wait)
- int cin\_ctl\_stream\_write (cin\_ctl\_t \*cin, unsigned char \*val, int size)
- int cin\_ctl\_write\_with\_readback (cin\_ctl\_t \*cin, uint16\_t reg, uint16\_t val)
- int cin\_ctl\_pwr (cin\_ctl\_t \*cin, int pwr)
- int cin\_ctl\_fp\_pwr (cin\_ctl\_t \*cin, int pwr)

7.1 src/cin.h File Reference 37

```
• int cin_ctl_fo_test_pattern (cin_ctl_t *cin, int on_off)
• int cin_ctl_load_config (cin_ctl_t *cin, char *filename)
• int cin_ctl_load_firmware (cin_ctl_t *cin)
• int cin ctl load firmware file (cin ctl t *cin, char *filename)
• int cin ctl load firmware data (cin ctl t *cin, unsigned char *data, int data len)
• int cin ctl get fclk (cin ctl t *cin, int *clkfreq)
• int cin ctl set fclk (cin ctl t *cin, int clkfreq)
• int cin ctl set fclk regs (cin ctl t *cin, int clkfreq)
• int cin_ctl_get_cfg_fpga_status (cin_ctl_t *cin, uint16_t *_val)

    int cin ctl get id (cin ctl t *cin, cin ctl id t * val)

• int cin_ctl_get_dcm_status (cin_ctl_t *cin, uint16_t *_val)
• int cin ctl get power status (cin ctl t *cin, int full, int *pwr, cin ctl pwr mon t *values)

    int cin_ctl_set_bias (cin_ctl_t *cin, int val)

• int cin ctl get bias (cin ctl t *cin, int *val)
• int cin_ctl_set_bias_regs (cin_ctl_t *cin, uint16_t *vals, int verify)
• int cin ctl get bias regs (cin ctl t *cin, uint16 t *vals)

    int cin ctl set bias voltages (cin ctl t *cin, float *voltage, int verify)

• int cin_ctl_get_bias_voltages (cin_ctl_t *cin, float *voltage)
• int cin ctl set timing regs (cin ctl t *cin, uint16 t *vals, int vals len)
• int cin_ctl_get_timing_regs (cin_ctl_t *cin, uint16_t *vals)
• int cin ctl get camera pwr (cin ctl t *cin, int *val)

    int cin_ctl_set_camera_pwr (cin_ctl_t *cin, int val)

• int cin ctl set clocks (cin ctl t *cin, int val)

    int cin_ctl_get_clocks (cin_ctl_t *cin, int *val)

• int cin_ctl_set_trigger (cin_ctl_t *cin, int val)
• int cin_ctl_get_trigger (cin_ctl_t *cin, int *val)

    int cin_ctl_set_focus (cin_ctl_t *cin, int val)

    int cin ctl get focus (cin ctl t *cin, int *val)

    int cin_ctl_get_triggering (cin_ctl_t *cin, int *trigger)

• int cin_ctl_int_trigger_start (cin_ctl_t *cin, int nimages)

    int cin_ctl_int_trigger_stop (cin_ctl_t *cin)

• int cin_ctl_ext_trigger_start (cin_ctl_t *cin, int trigger_mode)

    int cin ctl ext trigger stop (cin ctl t *cin)

• int cin_ctl_set_exposure_time (cin_ctl_t *cin, float e_time)
• int cin ctl set trigger delay (cin ctl t *cin, float t time)

    int cin_ctl_set_cycle_time (cin_ctl_t *cin, float ftime)

    int cin_ctl_frame_count_reset (cin_ctl_t *cin)

    int cin_ctl_set_mux (cin_ctl_t *cin, int setting)

• int cin ctl get mux (cin ctl t *cin, int *setting)
• int cin ctl set fcric clamp (cin ctl t *cin, int clamp)
• int cin ctl set fcric gain (cin ctl t *cin, int gain)

    int cin ctl set fabric address (cin ctl t *cin, char *ip)

    int cin_ctl_reg_dump (cin_ctl_t *cin, FILE *fp)

• int cin_config_read_file (cin_ctl_t *cin, const char *file)
• int cin data init (cin data t *cin, char *addr, uint16 t port, char *bind addr, uint16 t bind port, int revbuf, int
  packet buffer len, int frame buffer len, cin data callback push callback, cin data callback pop callback,
  void *usr ptr)

    void cin_data_destroy (cin_data_t *cin)

    void cin_data_framestore_trigger (cin_data_t *cin, int count)

    void cin_data_framestore_skip (cin_data_t *cin, int count)

    int cin_data_get_framestore_counter (cin_data_t *cin)

    void cin data framestore disable (cin data t *cin)

    void cin data framestore trigger enable (cin data t *cin)

    struct cin data frame * cin data get next frame (cin data t *cin)

• void cin_data_release_frame (cin_data_t *cin, int free_mem)
```

- struct cin\_data\_frame \* cin\_data\_get\_buffered\_frame (void)
- void cin data release buffered frame (void)
- void cin\_data\_compute\_stats (cin\_data\_t \*cin, cin\_data\_stats\_t \*stats)
- void cin data show stats (FILE \*fp, cin data stats t stats)
- void cin data reset stats (cin data t \*cin)
- int cin data set descramble params (cin data t \*cin, int rows, int overscan)
- void cin data get descramble params (cin data t \*cin, int \*rows, int \*overscan, int \*xsize, int \*ysize)
- int cin com boot (cin ctl t \*cin ctl, cin data t \*cin data, char \*mode)

#### **Variables**

- · const char \* cin build git time
- · const char \* cin\_build\_git\_sha
- const char \* cin\_build\_version
- int \_debug\_print\_flag
- · int error print flag
- uint16\_t cin\_config\_timing []
- int cin\_config\_timing\_len
- unsigned char cin\_config\_firmware []
- · unsigned cin config firmware len
- uint16\_t cin\_config\_bias []
- int cin\_config\_bias\_len
- uint16\_t cin\_config\_fcric\_200 []
- int cin\_config\_fcric\_200\_len

#### 7.1.1 Detailed Description

**Author** 

Stuart B. Wilkins swilkins@bnl.gov

#### 7.1.2 LICENSE

Copyright (c) 2014, Brookhaven Science Associates, Brookhaven National Laboratory All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

The views and conclusions contained in the software and documentation are those of the authors and should not be interpreted as representing official policies, either expressed or implied, of the FreeBSD Project.

#### 7.1.3 DESCRIPTION

header file for CIN communications

#### 7.1.4 Macro Definition Documentation

#### 7.1.4.1 CIN\_CONFIG\_MAX\_TIMING\_DATA

#define CIN\_CONFIG\_MAX\_TIMING\_DATA 880

Max = 55 per state, 16 states

#### 7.1.4.2 CIN\_CONFIG\_MAX\_TIMING\_MODES

#define CIN\_CONFIG\_MAX\_TIMING\_MODES 20

20 states max

## 7.2 src/cin\_register\_map.h File Reference

#### **Macros**

- #define REG\_COMMAND 0x0001
- #define REG\_READ\_ADDRESS 0x0002
- #define REG\_STREAM\_TYPE 0x0003
- #define CMD FCLK 125 0xB000
- #define CMD FCLK 200 0x7000
- #define CMD\_FCLK\_250 0x3000
- #define REG\_IF\_MAC0 0x0010
- #define REG\_IF\_MAC1 0x0011
- #define REG IF MAC2 0x0012
- #define REG\_IF\_IP0 0x0013
- #define **REG\_IF\_IP1** 0x0014
- #define REG\_IF\_CMD\_PORT\_NUM 0x001A
- #define REG\_IF\_STREAM\_IN\_PORT\_NUM 0x001C
- #define REG\_IF\_STREAM\_OUT\_PORT\_NUM 0x001D
- #define REG ETH RESET 0x0020
- #define REG ETH ENABLE 0x0021
- #define REG\_PHY1\_MDIO\_CMD 0x0022
- #define REG\_PHY1\_MDIO\_CMD\_DATA 0x0023
- #define REG\_PHY1\_MDIO\_STATUS 0x0024
- #define REG\_PHY1\_MDIO\_RD\_ADDR 0x0025
- #define REG PHY1 MDIO RD DATA 0x0026
- #define REG\_MAC\_CFG\_VECTOR1 0x0027
- #define REG PHY2 MDIO CMD 0x0028
- #define REG\_PHY2\_MDIO\_CMD\_DATA 0x0029

- #define REG PHY2 MDIO STATUS 0x002A
- #define REG PHY2 MDIO RD ADDR 0x002B
- #define REG\_PHY2\_MDIO\_RD\_DATA 0x002C
- #define REG MAC CFG VECTOR2 0x002D
- #define CMD PS ENABLE 0x0021
- #define CMD\_PS\_POWERDOWN 0x0022
- #define REG PS ENABLE 0x0030
- #define REG\_PS\_SYNC\_DIV0 0x0031
- #define REG PS SYNC DIV1 0x0032
- #define REG PS SYNC DIV2 0x0033
- #define REG PS SYNC DIV3 0x0034
- #define REG PS SYNC DIV4 0x0035
- #define CMD PROGRAM FRAME 0x0041
- #define REG FRM RESET 0x0036
- #define REG\_FRM\_10GbE\_SEL 0x0037;
- #define CMD ENABLE CLKS 0x0031
- #define CMD DISABLE CLKS 0x0032
- #define REG CLOCK EN REG 0x0038
- #define REG SI570 REG0 0x0039
- #define REG SI570 REG1 0x003A
- #define REG\_SI570\_REG2 0x003B
- #define REG\_SI570\_REG3 0x003C
- #define CMD\_MON\_STOP 0x0011
- #define CMD MON START 0x0012
- #define REG\_VMON\_ADC1\_CH1 0x0040 /\* V12P\_BUS Voltage Monitor \*/
- #define REG\_IMON\_ADC1\_CH0 0x0041 /\* V12P\_BUS Current Monitor \*/
- #define REG VMON ADC0 CH5 0x0042 /\* V3P3 MGMT Voltage Monitor \*/
- #define REG IMON ADC0 CH5 0x0043 /\* V3P3 MGMT Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH4 0x0044 /\* V3P3\_S3E Voltage Monitor \*/
- #define REG IMON ADC0 CH4 0x0045 /\* V3P3 S3E Current Monitor \*/
- #define REG VMON ADC0 CH7 0x0046 /\* V2P5 MGMT Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CH7 0x0047 /\* V2P5\_MGMT Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH6 0x0048 /\* V1P8\_MGMT Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CH6 0x0049 /\* V1P8\_MGMT Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH2 0x004A /\* V1P2\_MGMT Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CH2 0x004B /\* V1P2\_MGMT Current Monitor \*/
- #define REG\_VMON\_ADCO\_CH3 0x004C /\* V1P0\_ENET Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CH3 0x004D /\* V1P0\_ENET Current Monitor \*/
- #define REG\_VMON\_ADC0\_CH8 0x004E /\* V3P3\_GEN Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CH8 0x004F /\* V3P3\_GEN Current Monitor \*/
   #define REG VMON ADC0 CH9 0x0050 /\* V2P5 GEN Voltage Monitor \*/
- #define REG IMON ADC0 CH9 0x0051 /\* V2P5 GEN Current Monitor \*/
- #define REG VMON ADCO CHE 0x0052 /\* V0P9 V6 Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CHE 0x0053 /\* V0P9\_V6 Current Monitor \*/
- #define REG VMON ADC0 CHD 0x0054 /\* V2P5 V6 Voltage Monitor \*/
- #define REG IMON ADC0 CHD 0x0055 /\* V2P5 V6 Current Monitor \*/
- #define REG VMON ADC0 CHB 0x0056 /\* V1P0 V6 Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CHB 0x0057 /\* V1P0\_V6 Current Monitor \*/
- #define REG VMON ADC0 CHC 0x0058 /\* V1P2 V6 Voltage Monitor \*/
- #define REG\_IMON\_ADC0\_CHC 0x0059 /\* V1P2\_V6 Current Monitor \*/
- #define REG\_VMON\_ADC0\_CHF 0x005A /\* V5P0\_FP Voltage Monitor (1/2) \*/
- #define REG IMON ADC0 CHF 0x005B /\* V5P0 FP Current Monitor (1/2) \*/
- #define **REG DCM STATUS** 0x0080
- #define REG FPGA STATUS 0x0081
- #define REG\_BOARD\_ID 0x008D

- #define REG\_HW\_SERIAL\_NUM 0x008E
- #define REG FPGA VERSION 0x008F
- #define REG SANDBOX REG00 0x00F0
- #define REG SANDBOX REG01 0x00F1
- #define REG SANDBOX REG02 0x00F2
- #define REG SANDBOX REG03 0x00F3
- #define REG SANDBOX REG04 0x00F4
- #define REG\_SANDBOX\_REG05 0x00F5
- #define REG SANDBOX REG06 0x00F6
- #define REG SANDBOX REG07 0x00F7
- #define REG SANDBOX REG08 0x00F8
- #define **REG SANDBOX REG09** 0x00F9
- #define **REG SANDBOX REGOA** 0x00FA
- #define REG SANDBOX REG0B 0x00FB
- #define **REG\_SANDBOX\_REGOC** 0x00FC
- #define REG SANDBOX REGOD 0x00FD
- #define REG SANDBOX REG0E 0x00FE
- #define REG\_SANDBOX\_REG0F\_0x00FF
- #define REG FRM COMMAND 0x8001
- #define REG\_FRM\_READ\_ADDRESS 0x8002
- #define REG\_FRM\_STREAM\_TYPE 0x8003
- #define CMD SEND SYNC PULSE 0x0100
- #define CMD SYNC DETECTOR2READOUT 0x0101
- #define CMD\_WR\_CCD\_BIAS\_REG 0x0102
- #define CMD WR CCD CLOCK REG 0x0103
- #define CMD\_SEND\_FCRIC\_CONFIG 0x0105
- #define CMD RESET FRAME COUNT 0x0106
- #define REG IF MAC FAB1B0 0x8010
- #define REG IF MAC FAB1B1 0x8011
- #define REG\_IF\_MAC\_FAB1B2 0x8012
- #define REG\_IF\_IP\_FAB1B0 0x8013
- #define REG\_IF\_IP\_FAB1B1 0x8014
- #define REG\_IF\_CMD\_PORT\_NUM\_FAB1B 0x8015
- #define REG\_IF\_STREAM\_IN\_PORT\_NUM\_FAB1B 0x8016
- #define REG\_IF\_STREAM\_OUT\_PORT\_NUM\_FAB1B 0x8017
- #define REG XAUI FAB1B 0x8018
- #define REG\_MAC\_CONFIG\_VEC\_FAB1B0 0x8019
- #define REG MAC CONFIG VEC FAB1B1 0x801A
- #define REG MAC STATS1 FAB1B0 0x801B
- #define REG MAC STATS1 FAB1B1 0x801C
- #define REG MAC STATS2 FAB1B0 0x801D
- #define REG\_MAC\_STATS2\_FAB1B1 0x801E
- #define REG\_IF\_MAC\_FAB2B0 0x8020
- #define REG\_IF\_MAC\_FAB2B1 0x8021
- #define REG\_IF\_MAC\_FAB2B2 0x8022
- #define REG\_IF\_IP\_FAB2B0 0x8023
- #define REG\_IF\_IP\_FAB2B1 0x8024
- #define REG IF CMD PORT NUM FAB2B 0x8025
- #define REG\_IF\_STREAM\_IN\_PORT\_NUM\_FAB2B 0x8026
- #define REG\_IF\_STREAM\_OUT\_PORT\_NUM\_FAB2B 0x8027
- #define REG\_XAUI\_FAB2B 0x8028
- #define REG\_MAC\_CONFIG\_VEC\_FAB2B0 0x8029
- #define REG\_MAC\_CONFIG\_VEC\_FAB2B1 0x802A
- #define REG\_MAC\_STATS1\_FAB2B0 0x802B
- #define REG\_MAC\_STATS1\_FAB2B1 0x802C

- #define REG MAC STATS2 FAB2B0 0x802D
- #define REG\_MAC\_STATS2\_FAB2B1 0x802E
- #define REG\_SRAM\_COMMAND 0x8030
- #define REG SRAM START ADDR1 0x8031
- #define REG SRAM START ADDR0 0x8032
- #define REG\_SRAM\_STOP\_ADDR1 0x8033
- #define REG SRAM STOP ADDR0 0x8034
- #define REG\_SRAM\_FRAME\_DATA\_OUT1 0x8035
- #define REG SRAM FRAME DATA OUT0 0x8036
- #define REG SRAM FRAME DATA IN1 0x8037
- #define REG SRAM FRAME DATA IN0 0x8038
- #define REG SRAM FRAME DV 0x8039
- #define REG SRAM STATUS1 0x803A
- #define REG SRAM STATUS0 0x803B
- #define CMD\_FCLK\_COMMIT 0x0012
- #define REG\_FCLK\_I2C\_ADDRESS 0x8040
- #define REG\_FCLK\_I2C\_DATA\_WR 0x8041
- #define REG FCLK I2C DATA RD 0x8042
- #define REG\_TRIGGERSELECT\_REG 0x8050
- #define REG\_TRIGGERMASK\_REG\_0x8051
- #define REG CCDFCLKSELECT REG 0x8052
- #define fila\_oobi olikollloi\_fila 0x0002
- #define REG\_CDICLKDISABLE\_REG 0x8053
- #define REG\_FCLK\_SET0 0xB007
- #define REG FCLK SET1 0xB008
- #define REG FCLK SET2 0xB009
- #define REG\_FCLK\_SET3 0xB00A
- #define REG\_FCLK\_SET4 0xB00B
- #define REG\_FCLK\_SET5 0xB00C
- #define REG\_FRM\_DCM\_STATUS 0x8080
- #define REG FRM FPGA STATUS 0x8081
- #define REG FRM BOARD ID 0x808D
- #define REG\_FRM\_HW\_SERIAL\_NUM\_0x808E
- #define REG\_FRM\_FPGA\_VERSION 0x808F
- #define REG\_FRM\_SANDBOX\_REG00 0x80F0
- #define REG\_FRM\_SANDBOX\_REG01 0x80F1
- #define REG\_FRM\_SANDBOX\_REG02 0x80F2
- #define REG\_FRM\_SANDBOX\_REG03 0x80F3
- #define REG\_FRM\_SANDBOX\_REG04 0x80F4
- #define REG\_FRM\_SANDBOX\_REG05 0x80F5
   #define REG\_FRM\_SANDBOX\_REG06 0x80F6
- #define REG FRM SANDBOX REG07 0x80F7
- #define REG\_FRM\_SANDBOX\_REG08\_0x80F8
- #define REG FRM SANDBOX REG09 0x80F9
- #define REG\_FRM\_SANDBOX\_REG0A 0x80FA
- #define REG FRM SANDBOX REG0B 0x80FB
- #define REG FRM SANDBOX REGOC 0x80FC
- #define REG FRM SANDBOX REGOD 0x80FD
- #define REG FRM SANDBOX REG0E 0x80FE
- #define REG FRM SANDBOX REG0F 0x80FF
- #define REG\_DETECTOR\_REVISION\_REG 0x8100
- #define REG DETECTOR CONFIG REG1 0x8101
- #define REG DETECTOR CONFIG REG2 0x8102
- #define REG\_DETECTOR\_CONFIG\_REG3 0x8103
- #define REG\_DETECTOR\_CONFIG\_REG4 0x8104
- #define REG DETECTOR CONFIG REG5 0x8105

- #define REG DETECTOR CONFIG REG6 0x8106
- #define REG\_DETECTOR\_CONFIG\_REG7 0x8107
- #define REG\_DETECTOR\_CONFIG\_REG8 0x8108
- #define REG IMG PROC REVISION REG 0x8120
- #define REG\_IMG\_PROC\_CONFIG\_REG1 0x8121
- #define REG\_IMG\_PROC\_CONFIG\_REG2 0x8122
- #define REG IMG PROC CONFIG REG3 0x8123
- #define REG\_IMG\_PROC\_CONFIG\_REG4 0x8124
- #define REG\_IMG\_PROC\_CONFIG\_REG5 0x8125
- #define REG IMG PROC CONFIG REG6 0x8126
- #define REG IMG PROC CONFIG REG7 0x8127
- #define REG IMG PROC CONFIG REG8 0x8128
- #define REG\_BIASANDCLOCKREGISTERADDRESS 0x8200
- #define REG\_BIASANDCLOCKREGISTERDATA 0x8201
- #define REG\_CLOCKREGISTERDATAOUT 0x8202
- #define REG BIASREGISTERDATAOUT 0x8203
- #define REG BIASCONFIGREGISTER0 REG 0x8204
- #define REG CLOCKCONFIGREGISTER0 REG 0x8205
- #define REG BIASPARAM READ START 0x3000
- #define REG EXPOSURETIMEMSB REG 0x8206
- #define REG\_EXPOSURETIMELSB\_REG\_0x8207
- #define REG ALTEXPOSURETIMEMSB REG 0x8306
- #define REG ALTEXPOSURETIMELSB REG 0x8307
- #define REG TRIGGERREPETITIONTIMEMSB REG 0x8208
- #define REG TRIGGERREPETITIONTIMELSB REG 0x8209
- #define REG\_DELAYTOEXPOSUREMSB\_REG 0x820A
- #define REG DELAYTOEXPOSURELSB REG 0x820B
- #define REG\_NUMBEROFEXPOSURE\_REG 0x820C
- #define REG\_SHUTTERTIMEMSB\_REG 0x820D
- #define REG\_SHUTTERTIMELSB\_REG 0x820E
- #define REG\_DELAYTOSHUTTERMSB\_REG\_0x820F
- #define REG DELAYTOSHUTTERLSB REG 0x8210
- #define REG\_FCRIC\_MASK\_REG1 0x8211
- #define REG\_FCRIC\_MASK\_REG2 0x8212
- #define REG\_FCRIC\_MASK\_REG3 0x8213
- #define REG\_LVDS\_OVERFLOW\_ERROR\_REG1 0x8214
- #define REG\_LVDS\_OVERFLOW\_ERROR\_REG2 0x8215
- #define REG\_LVDS\_OVERFLOW\_ERROR\_REG3 0x8216
- #define REG\_LVDS\_PARITY\_ERROR\_REG1\_0x8217
- #define REG\_LVDS\_PARITY\_ERROR\_REG2\_0x8218
- #define REG LVDS PARITY ERROR REG3 0x8219
- #define REG\_LVDS\_STOP\_BIT\_ERROR\_REG1 0x821A
- #define REG\_LVDS\_STOP\_BIT\_ERROR\_REG2 0x821B
- #define REG\_LVDS\_STOP\_BIT\_ERROR\_REG3 0x821C
- #define REG\_FCRIC\_WRITE0\_REG 0x821D
- #define REG FCRIC WRITE1 REG 0x821E
- #define REG FCRIC WRITE2 REG 0x821F
- #define REG\_FCRIC\_READ0\_REG 0x8220
- #define REG\_FCRIC\_READ1\_REG 0x8221
- #define REG\_FCRIC\_READ2\_REG 0x8222
- #define REG\_DEBUGVIDEO0\_REG 0x8223
- #define REG\_DEBUGVIDEO1\_REG 0x8224
- #define REG\_DEBUGVIDEO2\_REG 0x8225
- #define REG DEBUGVIDEO3 REG 0x8226
- #define REG\_DEBUGVIDEO4\_REG 0x8227

- #define REG DEBUGVIDEO5 REG 0x8228
- #define REG DEBUGVIDEO6 REG 0x8229
- #define REG\_DEBUGVIDEO7\_REG 0x822A
- #define REG DEBUGVIDEO8 REG 0x822B
- #define REG DEBUGVIDEO9 REG 0x822C
- #define REG\_DEBUGVIDEO10\_REG 0x822D
- #define REG DEBUGVIDEO11 REG 0x822E
- #define REG DEBUGCOUNTER00 REG 0x822F
- #define REG\_DEBUGCOUNTER01\_REG\_0x8230
- #define REG DEBUGCOUNTER02 REG 0x8231
- #define REG DEBUGCOUNTER03 REG 0x8232
- #define REG\_DEBUGCOUNTER04\_REG 0x8233
- #define CMD\_READ\_REG 0x0001

#### 7.2.1 Detailed Description

```
<vim: set ts=2 sw=2 tw=0 noet : <
```

**Author** 

Stuart B. Wilkins swilkins@bnl.gov

#### 7.2.2 LICENSE

Copyright (c) 2014, Brookhaven Science Associates, Brookhaven National Laboratory All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

The views and conclusions contained in the software and documentation are those of the authors and should not be interpreted as representing official policies, either expressed or implied, of the FreeBSD Project.

#### 7.2.3 DESCRIPTION

Control and Frame FPGA Register Map

#### 7.2.4 Macro Definition Documentation

7.2.4.1 CMD\_DISABLE\_CLKS

#define CMD\_DISABLE\_CLKS 0x0032

Disable Frame FPGA clock crystals

7.2.4.2 CMD\_ENABLE\_CLKS

#define CMD\_ENABLE\_CLKS 0x0031

Enable selected Frame FPGA clock crystals

7.2.4.3 CMD\_FCLK\_250

#define CMD\_FCLK\_250 0x3000

Ethernet Interface

7.2.4.4 CMD\_FCLK\_COMMIT

#define CMD\_FCLK\_COMMIT 0x0012

Start I2C Write/Read

7.2.4.5 CMD\_MON\_START

#define CMD\_MON\_START 0x0012

Start voltage and current monitor

7.2.4.6 CMD\_MON\_STOP

#define CMD\_MON\_STOP 0x0011

Stop voltage and current monitor

7.2.4.7 CMD\_PS\_ENABLE

#define CMD\_PS\_ENABLE 0x0021

**Enable Selected Power Modules** 

#### 7.2.4.8 CMD\_PS\_POWERDOWN

#define CMD\_PS\_POWERDOWN 0x0022

Start power down sequence

7.2.4.9 CMD\_READ\_REG

#define CMD\_READ\_REG 0x0001

Read Register CIN\_REGISTER\_MAP\_H

7.2.4.10 CMD\_RESET\_FRAME\_COUNT

#define CMD\_RESET\_FRAME\_COUNT 0x0106

RESET STATISTICS/DEBUG COUNTERS Ethernet Interface

7.2.4.11 CMD\_SEND\_FCRIC\_CONFIG

#define CMD\_SEND\_FCRIC\_CONFIG 0x0105

SEND CONFIG DATA TO FRIC

7.2.4.12 CMD\_SEND\_SYNC\_PULSE

#define CMD\_SEND\_SYNC\_PULSE 0x0100

ISSUES A SYNC PULSE

7.2.4.13 CMD\_SYNC\_DETECTOR2READOUT

#define CMD\_SYNC\_DETECTOR2READOUT 0x0101

COMMAND TO SYNC DETECTOR AND READOUT (SEE IMAGE PROCESSING)

7.2.4.14 CMD\_WR\_CCD\_BIAS\_REG

#define CMD\_WR\_CCD\_BIAS\_REG 0x0102

WRITE CCD BIAS REGISTERS

7.2.4.15 CMD\_WR\_CCD\_CLOCK\_REG

 $\#define CMD\_WR\_CCD\_CLOCK\_REG 0x0103$ 

WRITE CCD CLOCK REGISTER

#### 7.2.4.16 REG\_BIASCONFIGREGISTER0\_REG

#define REG\_BIASCONFIGREGISTER0\_REG 0x8204

Clock Static Registers

#### 7.2.4.17 REG\_BIASREGISTERDATAOUT

#define REG\_BIASREGISTERDATAOUT 0x8203

Bias Static Registers

#### 7.2.4.18 REG\_CLOCK\_EN\_REG

#define REG\_CLOCK\_EN\_REG 0x0038

Clock Enable Register Programmable Si570 Clock Registers

#### 7.2.4.19 REG\_CLOCKCONFIGREGISTER0\_REG

#define REG\_CLOCKCONFIGREGISTER0\_REG 0x8205

Bias Voltage

## 7.2.4.20 REG\_COMMAND

#define REG\_COMMAND 0x0001

< Command Registers

#### 7.2.4.21 REG\_DEBUGCOUNTER04\_REG

#define REG\_DEBUGCOUNTER04\_REG 0x8233

\_\_\_\_\_

#### **CIN Commands**

Common Commands

#### 7.2.4.22 REG\_DELAYTOSHUTTERLSB\_REG

#define REG\_DELAYTOSHUTTERLSB\_REG 0x8210

Digitizer Registers

#### 7.2.4.23 REG\_ETH\_ENABLE

#define REG\_ETH\_ENABLE 0x0021

Enable Eth Hardware 1=Rx, 2=Tx, 3=Both

#### 7.2.4.24 REG\_ETH\_RESET

#define REG\_ETH\_RESET 0x0020

Reset Eth Hardware 1=Rx, 2=Tx, 3=Both

#### 7.2.4.25 REG\_FCLK\_I2C\_ADDRESS

#define REG\_FCLK\_I2C\_ADDRESS 0x8040

[ Slave Address(7), RD/WRn(1), Reg Adress(8) ] Slave adddress Hx58 -> HxB when shifted up by 1

#### 7.2.4.26 REG\_FCLK\_I2C\_DATA\_RD

#define REG\_FCLK\_I2C\_DATA\_RD 0x8042

[ Read Failed (1), Write Failed(1), Toggle bit(1), 0(5), Read Data (8) ]

#### 7.2.4.27 REG\_FCLK\_I2C\_DATA\_WR

#define REG\_FCLK\_I2C\_DATA\_WR 0x8041

[ Clock Select(2), Clock Enable (1), 0(5), Write Data (8) ] Clock Select: (00): 250 MHz (01): 200 MHz (10): FPGA FCRIC Clk (11): Si570 Programmable

#### 7.2.4.28 REG\_FCLK\_SET5

#define REG\_FCLK\_SET5 0xB00C

FRM Status

#### 7.2.4.29 REG\_FPGA\_VERSION

#define REG\_FPGA\_VERSION 0x008F

#### Sandbox Registers

7.2.4.30 REG\_FRM\_10GbE\_SEL

#define REG\_FRM\_10GbE\_SEL 0x0037;

10GbE Link Select Clock Enables

7.2.4.31 REG\_FRM\_FPGA\_VERSION

#define REG\_FRM\_FPGA\_VERSION 0x808F

Sandbox Registers

7.2.4.32 REG\_FRM\_RESET

#define REG\_FRM\_RESET 0x0036

Frame Reset

7.2.4.33 REG\_FRM\_SANDBOX\_REG0F

#define REG\_FRM\_SANDBOX\_REGOF 0x80FF

Image Processing Registers

7.2.4.34 REG\_FRM\_STREAM\_TYPE

#define REG\_FRM\_STREAM\_TYPE 0x8003

List of Commands

7.2.4.35 REG\_IMON\_ADC0\_CHF

#define REG\_IMON\_ADCO\_CHF 0x005B /\* V5P0\_FP Current Monitor (1/2) \*/

Status Registers

7.2.4.36 REG\_MAC\_CFG\_VECTOR1

#define REG\_MAC\_CFG\_VECTOR1 0x0027

**Ethernet Hardware Conf** 

7.2.4.37 REG\_MAC\_CFG\_VECTOR2

#define REG\_MAC\_CFG\_VECTOR2 0x002D

Ethernet Hardware Conf Power Supply Control

Generated by Doxygen

#### 7.2.4.38 REG\_MAC\_STATS2\_FAB2B1

#define REG\_MAC\_STATS2\_FAB2B1 0x802E

SRAM Test Interface

7.2.4.39 REG\_PHY1\_MDIO\_CMD

#define REG\_PHY1\_MDIO\_CMD 0x0022

Start(1), RnW(1), WDRd(1), PHY Addr(5), REG Addr(5)

7.2.4.40 REG\_PS\_ENABLE

#define REG\_PS\_ENABLE 0x0030

Power Supply Enable:

7.2.4.41 REG\_PS\_SYNC\_DIV0

#define REG\_PS\_SYNC\_DIV0 0x0031

2.5V Gen

7.2.4.42 REG\_PS\_SYNC\_DIV1

 $\#define REG_PS_SYNC_DIV1 0x0032$ 

3.3V Gen

7.2.4.43 REG\_PS\_SYNC\_DIV2

#define REG\_PS\_SYNC\_DIV2 0x0033

2.5V Frame

7.2.4.44 REG\_PS\_SYNC\_DIV3

#define REG\_PS\_SYNC\_DIV3 0x0034

0.9V Frame

7.2.4.45 REG\_PS\_SYNC\_DIV4

#define REG\_PS\_SYNC\_DIV4 0x0035

5.0V FP Frame FPGA Control

#### 7.2.4.46 REG\_SANDBOX\_REG0F

#define REG\_SANDBOX\_REGOF 0x00FF

-----< Frame FPGA Registers > Command Registers

#### 7.2.4.47 REG\_SI570\_REG3

#define REG\_SI570\_REG3 0x003C

**Power Monitor Registers** 

#### 7.2.4.48 REG\_SRAM\_COMMAND

#define REG\_SRAM\_COMMAND 0x8030

1 bit [0] >> Read NOT Write 2 bits [3:2] >> Modes: - Single RW 0x00 - Burst RW 0x01 - Test/Diagnostic 10 - Sleep 11 1 bit [4] >> start/stop

#### 7.2.4.49 REG\_SRAM\_STATUS0

#define REG\_SRAM\_STATUS0 0x803B

Programmable Clock

#### 7.2.4.50 REG\_STREAM\_TYPE

#define REG\_STREAM\_TYPE 0x0003

**FCLK Values** 

#### 7.2.4.51 REG\_TRIGGERMASK\_REG

#define REG\_TRIGGERMASK\_REG 0x8051

[00]==SW Trigger, [01]==FP TrigIn2, [10]==FP TrigIn1, [11]==FP TrigIn1OR2

# Index

CIN COntrol Timing Routines, 18	cin_ctl_destroy, 9
CIN Control Bias Routines, 17	cin_ctl_init, 9
CIN Data Framestore Functions, 22	cin_data_send_magic, 10
cin_data_framestore_disable, 22	Cin Control Read/Rwite Routines, 11
cin_data_framestore_skip, 22	cin_ctl_read, 11
cin_data_framestore_trigger, 23	cin_ctl_stream_write, 11
cin_data_framestore_trigger_enable, 23	cin_ctl_write, 12
cin_data_get_framestore_counter, 23	cin_ctl_write_with_readback, 12
CIN Data Initialization Routines, 19	cin.h
cin_data_destroy, 19	CIN_CONFIG_MAX_TIMING_DATA, 39
cin_data_init, 19	CIN_CONFIG_MAX_TIMING_MODES, 39
CIN FCLK Configuration Routines, 15	cin_config_timing, 25
CIN Firmware Upload Routines, 14	cols, 25
CIN Status Routines, 16	data, 25
CIN_CONFIG_MAX_TIMING_DATA	data_len, 25
cin.h, 39	fclk_freq, 25
CIN_CONFIG_MAX_TIMING_MODES	framestore, 26
cin.h, 39	name, 26
CMD_DISABLE_CLKS	overscan, 26
cin_register_map.h, 45	rows, 26
CMD_ENABLE_CLKS	cin_ctl, 26
cin_register_map.h, 45	
CMD_FCLK_250	fclk_time_tick, 27 cin_ctl_destroy
	·
cin_register_map.h, 45	Cin Control Initialization Routines, 9
CMD_FCLK_COMMIT	cin_ctl_id, 27
cin_register_map.h, 45	cin_ctl_init
CMD_MON_START	Cin Control Initialization Routines, 9
cin_register_map.h, 45	cin_ctl_listener, 27
CMD_MON_STOP	cin_ctl_pwr_mon_t, 28
cin_register_map.h, 45	cin_ctl_pwr_val, 28
CMD_PS_ENABLE	cin_ctl_read
cin_register_map.h, 45	Cin Control Read/Rwite Routines, 11
CMD_PS_POWERDOWN	cin_ctl_stream_write
cin_register_map.h, 45	Cin Control Read/Rwite Routines, 11
CMD_READ_REG	cin_ctl_write
cin_register_map.h, 46	Cin Control Read/Rwite Routines, 12
CMD_RESET_FRAME_COUNT	cin_ctl_write_with_readback
cin_register_map.h, 46	Cin Control Read/Rwite Routines, 12
CMD_SEND_FCRIC_CONFIG	cin_data, 28
cin_register_map.h, 46	cin_data_callbacks, 29
CMD_SEND_SYNC_PULSE	cin_data_destroy
cin_register_map.h, 46	CIN Data Initialization Routines, 19
CMD_SYNC_DETECTOR2READOUT	cin_data_frame, 29
cin_register_map.h, 46	cin_data_framestore_disable
CMD_WR_CCD_BIAS_REG	CIN Data Framestore Functions, 22
cin_register_map.h, 46	cin_data_framestore_skip
CMD_WR_CCD_CLOCK_REG	CIN Data Framestore Functions, 22
cin_register_map.h, 46	cin_data_framestore_trigger
Cin Control Initialization Routines, 9	CIN Data Framestore Functions, 23

54 INDEX

cin_data_framestore_trigger_enable	REG_PS_SYNC_DIV3, 50
CIN Data Framestore Functions, 23	REG_PS_SYNC_DIV4, 50
cin_data_get_framestore_counter	REG_SANDBOX_REG0F, 50
CIN Data Framestore Functions, 23	REG_SI570_REG3, 51
cin_data_init	REG_SRAM_COMMAND, 51
CIN Data Initialization Routines, 19	REG_SRAM_STATUS0, 51
cin_data_packet, 30	REG_STREAM_TYPE, 51
cin_data_proc, 30	REG_TRIGGERMASK_REG, 51
cin_data_send_magic	cols
Cin Control Initialization Routines, 10	cin_config_timing, 25
cin_data_stats, 30	-1-1-
cin_data_threads, 31	data
cin_map_t, 31	cin_config_timing, 25
cin_port, 31	data_len
cin_register_map.h	cin_config_timing, 25
CMD_DISABLE_CLKS, 45	descramble_map_t, 31
CMD_ENABLE_CLKS, 45	falls from
CMD_FCLK_250, 45	fclk_freq
CMD_FCLK_COMMIT, 45	cin_config_timing, 25
CMD_MON_START, 45	fclk_time_tick
CMD_MON_STOP, 45	cin_ctl, 27
CMD_PS_ENABLE, 45	fifo, 32
CMD_PS_POWERDOWN, 45	framestore
CMD_READ_REG, 46	cin_config_timing, 26
CMD_RESET_FRAME_COUNT, 46	
CMD_SEND_FCRIC_CONFIG, 46	name
CMD SEND SYNC PULSE, 46	cin_config_timing, 26
CMD_SYNC_DETECTOR2READOUT, 46	average.
CMD_WR_CCD_BIAS_REG, 46	overscan
CMD_WR_CCD_CLOCK_REG, 46	cin_config_timing, 26
REG_BIASCONFIGREGISTER0_REG, 46	REG BIASCONFIGREGISTER0 REG
REG_BIASREGISTERDATAOUT, 47	cin_register_map.h, 46
REG_CLOCK_EN_REG, 47	REG BIASREGISTERDATAOUT
REG_CLOCKCONFIGREGISTER0_REG, 47	cin_register_map.h, 47
REG_COMMAND, 47	REG_CLOCK_EN_REG
REG_DEBUGCOUNTER04_REG, 47	cin_register_map.h, 47
REG_DELAYTOSHUTTERLSB_REG, 47	REG CLOCKCONFIGREGISTER0 REG
REG_ETH_ENABLE, 47	
REG_ETH_RESET, 48	cin_register_map.h, 47 REG_COMMAND
REG_FCLK_I2C_ADDRESS, 48	_
REG FCLK I2C DATA RD, 48	cin_register_map.h, 47 REG_DEBUGCOUNTER04_REG
REG FCLK I2C DATA WR, 48	
REG_FCLK_SET5, 48	cin_register_map.h, 47
REG FPGA VERSION, 48	REG_DELAYTOSHUTTERLSB_REG
REG_FRM_10GbE_SEL, 48	cin_register_map.h, 47
REG_FRM_FPGA_VERSION, 49	REG_ETH_ENABLE
	cin_register_map.h, 47
REG_FRM_RESET, 49	REG_ETH_RESET
REG_FRM_SANDBOX_REG0F, 49	cin_register_map.h, 48
REG_FRM_STREAM_TYPE, 49	REG_FCLK_I2C_ADDRESS
REG_IMON_ADC0_CHF, 49	cin_register_map.h, 48
REG_MAC_CFG_VECTOR1, 49	REG_FCLK_I2C_DATA_RD
REG_MAC_CFG_VECTOR2, 49	cin_register_map.h, 48
REG_MAC_STATS2_FAB2B1, 49	REG_FCLK_I2C_DATA_WR
REG_PHY1_MDIO_CMD, 50	cin_register_map.h, 48
REG_PS_ENABLE, 50	REG_FCLK_SET5
REG_PS_SYNC_DIV0, 50	cin_register_map.h, 48
REG_PS_SYNC_DIV1, 50	REG_FPGA_VERSION
REG_PS_SYNC_DIV2, 50	cin_register_map.h, 48

INDEX 55

```
REG_FRM_10GbE_SEL
    cin_register_map.h, 48
REG_FRM_FPGA_VERSION
    cin_register_map.h, 49
REG_FRM_RESET
    cin register map.h, 49
REG_FRM_SANDBOX_REG0F
    cin_register_map.h, 49
REG FRM STREAM TYPE
    cin register map.h, 49
REG_IMON_ADC0_CHF
    cin_register_map.h, 49
REG_MAC_CFG_VECTOR1
    cin_register_map.h, 49
REG_MAC_CFG_VECTOR2
    cin_register_map.h, 49
REG MAC STATS2 FAB2B1
    cin register map.h, 49
REG_PHY1_MDIO_CMD
    cin_register_map.h, 50
REG PS ENABLE
    cin_register_map.h, 50
REG_PS_SYNC_DIV0
    cin_register_map.h, 50
REG PS SYNC DIV1
    cin_register_map.h, 50
REG_PS_SYNC_DIV2
    cin register map.h, 50
REG PS SYNC DIV3
    cin_register_map.h, 50
REG_PS_SYNC_DIV4
    cin_register_map.h, 50
REG_SANDBOX_REG0F
    cin_register_map.h, 50
REG_SI570_REG3
    cin_register_map.h, 51
REG_SRAM_COMMAND
    cin_register_map.h, 51
REG_SRAM_STATUS0
    cin register map.h, 51
REG_STREAM_TYPE
    cin_register_map.h, 51
REG_TRIGGERMASK_REG
    cin_register_map.h, 51
rows
    cin_config_timing, 26
src/cin.h, 33
```

src/cin\_register\_map.h, 39