


## Lab 4 Diagrams

### Block Diagrams

#### Note Player


input clk, reset, play\_enable, note\_to\_load[5:0], duration\_to\_load[5:0], load\_new\_note, beat, generate\_next\_sample, new\_sample\_ready  
output done\_with\_note




#### Sine Reader

input: clk, reset, step\_size[19:0], generate\_next  
output: sample\_ready, sample[15:0]

Quadrant	Modify	Address into Sine ROM	Output of Module
00	None	raw_address	sine_rom_output
01	Flip Vertically	1023 - raw_address	sine_rom_output
10	Flip Horizontally	raw_address	0 - sine_rom_output
11	Flip Vertically and Horizontally	1023 - raw_address	0 - sine_rom_output




## Finite State Machine Diagrams



### song\_reader

input **clk**, **reset**, **play**, **song[1:0]**, **note\_done**  
output **song\_done**, **note[5:0]**, **duration[5:0]**, **new\_note**



## Timing Diagrams

**Song\_ROM**

Cycle	Play	State	note_done	song_done	next_address	current address	ROM output	new_note
0	1	Pause	0	0	0, 0, 00000	XXXXXX	XXXXXX	0
1	1	retrieving_note	0	0	0, 0, 00000	0, 0, 000000	XXXXXX	0
2	1	load new note	0	0	0, 0, 00000	0, 0, 00000	{6,d49, 6'd12}	1
3	1	waiting	0	0	0, 0, 00000	0, 0, 00000	{6,d49, 6'd12}	0
4	1	waiting	1	0	0, 0, 00000	0, 0, 00000	{6,d49, 6'd12}	0
5	1	increment_address	0	0	0, 0, 00001	0, 0, 00000	{6,d49, 6'd12}	0
6	1	retrieving_note	0	0	0, 0, 00001	0, 0, 00001	{6,d49, 6'd12}	0
7	1	load new note	0	0	0, 0, 00001	0, 0, 00001	{6,d1, 6'd12}	1

\*assume we are playing first note of first song

\*assume the note just takes 1 cycle to finish playing

**Note\_Player**

Cycle	play_enable	Load_new_note	Duration_to_load	Next_count	Count	Count1	done_with_note
0	1	1	6'd6	6	0	0	0
1	1	0	6'd6	5	6	0	0
2	1	0	6'd6	4	5	6	0
3	1	0	6'd6	3	4	5	0
4	1	0	6'd6	2	3	4	0
5	1	0	6'd6	1	2	3	0
6	1	0	6'd6	0	1	2	1
7	1	0**	6'd6	6	0	1	0
8	1	1	6'd12	12	0	0	0
9	1	0	6'd12	11	12	0	0
10	0***	0	6'd12	11	12	0	0
11	1	0	6'd12	10	11	12	0
12	1	0	6'd12	9	10	11	1
13	1	0	6'd12	8	9	10	0

\*first 13 cycles show the duration counter of the note\_player module

\*\*load\_new\_note flips 2 cycles after done\_with\_note because it takes 1 cycle to increment the address

and 1 cycle to load the new note

\*\*\*when we turn the enable off, all the values in the counter should stay the same and stop decrementing

[illegible]

Sine_Reader								
Cycle	Play	State	Generate_next	next_addr	current addr	Sine_ROM output	sample_ready	sample
0	1	Signal to generate next sample	1	0	XXXXXX	XXXXXX	0	0
1	1	Next_addr pushed to curr_addr	0	0	0	XXXXXX	0	0
2	1	Curr_addr passed into sine_ROM	0	0	0	16'd00000	1	16'd0000
3	1	sine_ROM output	1	0	0	16'd00000	0	0
4	1	Process repeats						