



## Finite State Machines


### Master\_FSM



### Shifter




### Blinker



## Block Diagrams

### Beat32



### Timer

\*\*for flash2 case, all 9bit wires would be 6bit wires

load - loads count

done - asserted when count = 0

count decrements unless load or done is true

