

D

D

C


C

B

B

A

A



*** INDEX ***

SHEET 1:	SYSTEM BLOCK DIAGRAM
SHEET 2:	REVISION HISTORY
SHEET 3:	WICED / ARDUINO HEADER PAIRS
SHEET 4:	POWER
SHEET 5:	PROGRAM / DEBUG INTERFACE
SHEET 6:	BCM43907 (WLAN) and BCM20707 (BT) SiP (11mm x 11mm)
SHEET 7:	BOOTSTRAPS AND SFLASH
SHEET 8:	RF FRONT-END (ANTs)
SHEET 9:	DELAY, AUTH IC, SD
SHEET 10:	ARDUINO AND WICED HEADERS

SYSTEM BLOCK DIAGRAM

Approvals		<div>Broadcom</div> <div>Company Confidential</div>			
Designer	Date				
Reviewer	Date	SIZE	TITLE		
		B	BCM943907AEVAL2F_1		
Reviewer	Date	Designer		Drawing Number	Version
		GURMAIL KANDOLA		824-129830-0010	02
Reviewer	Date	DATE	15/10/2015:15:20	Oct 15, 2015	SHEET 1 OF 1

D

D

REVISION HISOTRY

REV	DATE	NOTES
P101	9/2/ 2015	Engineering release for procurement.
P102	10/15/ 2015	1. Merged BT_VBAT and BT_VDDIO into a new net BT_3V3. Removed R25. 2. Switched Ant0, Ant1 RF and control signals at U7 to remove RF trace cross over seen in layout. 3. Replaced ANT2 with single-band ant 4. Changed footprint for U6 and U9 . Added L12, 14. Removed Strapping GPIO_9_USB* 5. Since BT RF trace from U8 to J3 was long, added another pi matching network.

C

C

B

B

REVISION HISOTRY


<div><div>Broadcom</div><div>Company Confidential</div></div>			
SIZE	TITLE		
B	BCM943907AEVAL2F_1		
DATE		15/10/2015:15:27	SHEET OF 1

A

A

[illegible]

2.1mm DC Jack (centre pin positive)
Typ.= 5Vdc
(Min.= 4.5Vdc)
(Max.= 15Vdc)



POWER

<div><div><div><div><div><div></div></div></div><div><div><div></div><div>Broadcom</div><div>Company Confidential</div></div></div></div></div></div>		
SIZE	TITLE	
B	BCM943907AEVAL2F_1	
DATE	05/10/2015:17:59	SHEET 4 OF 1

D

C

B


A

D

C

B

A



D

C

B


A

D

C

B

A



D

C

B









A

D

C


B

A



USB2_HOST_DEV_SEL:
USB Device = R150 (Pulled High)
USB Host = R150 (Pulled Low)


Pin	Strap Function	Strap Pull	
		Chip Default	Board Default
GPIO_1_GSPI_MODE	gSPI Mode	0	0
GPIO_7_WCPU_BOOT_MODE	WCPU Boot Mode : 0 = TCROM Boot 1 = TCMSRAM Boot	0	1 R135 = 4.7K to WLAN_VDDIO
GPIO_11_ACPU_BOOT_MODE	ACPU Boot Mode : 0 = SOCROM Boot 1 = SOCSRAM Boot	0	0
GPIO_13_SDIO_MODE	SDIO Mode : 0 = SDIO Device 1 = SDIO Host	0	0 R141= 4.7K to GND 1
ANT1_RF_SW_CTRL_5	Host DAP Clock Sel	0	0
RF_SW_CTRL_7_UART1_TDX	Host RSRC Init	0	0
RF_SW_CTRL_9_BT_GPIO_6	LPO Sel : 0 = LPO from HIB	0	0




BOOTSTRAPS AND SFLASH

Broadcom Company Confidential			
SIZE B	TITLE BCM943907AEVAL2F_1		
DATE	06/10/2015:12:58	SHEET	7 OF 1


Reset Delay



uSD Connector/Slot



Auth Chip



DELAY, AUTH IC, SD

Broadcom

Company Confidential

SIZE

TITLE

B

BCM943907AEVAL2F_1

DATE 05/10/2015:17:59

SHEET 9 OF 1

