Model Compression and Deployment Techniques

October 22, 2025

Contents

1 Model Pruning, Distillation, and Quantization

Compression techniques shrink model size, reduce latency, and lower memory footprint while preserving accuracy. Figure ?? compares pruning, distillation, and quantization workflows.

1.1 Pruning

Pruning removes redundant parameters or structures. Given weights W and pruning mask M, the effective parameters are $\tilde{W} = M \odot W$. Common schemes include:

- Unstructured pruning: Zeroes individual weights with small magnitude; implements via l_0 regularization or iterative magnitude pruning. Sparse linear algebra is required to realize runtime gains.
- Structured pruning: Drops channels, filters, or attention heads to match hardware constraints. Channel pruning often optimizes

$$\min_{\mathbf{M}} \mathcal{L}(\mathbf{M} \odot \mathbf{W}) + \lambda \|\mathbf{M}\|_{0} \quad \text{s.t. } \sum_{c} M_{c} \le K, \tag{1}$$

where K is the target channel budget.

• **Dynamic pruning:** Chooses masks conditioned on the input (e.g., SkipNet, dynamic token pruning). Reinforcement signals balance accuracy and cost.

Lottery ticket experiments reveal subnetworks that, when retrained, match original performance. In practice, pruning is paired with fine-tuning or knowledge distillation to recover accuracy.

1.2 Knowledge Distillation

Distillation transfers knowledge from a teacher model f_T to a student f_S . The blended objective combines hard labels and soft teacher logits:

$$\mathcal{L}_{KD} = (1 - \alpha) \mathcal{L}_{CE}(f_S(\mathbf{x}), \mathbf{y}) + \alpha T^2 KL \left(\sigma \left(\frac{f_T(\mathbf{x})}{T} \right) \middle\| \sigma \left(\frac{f_S(\mathbf{x})}{T} \right) \right), \tag{2}$$

where T is the temperature, α the distillation weight, and σ denotes softmax. Variants include intermediate feature matching, attention transfer, and self-distillation with ensemble teachers.

1.3 Quantization

Quantization maps high-precision weights and activations to lower bit-width representations:

$$q = \operatorname{clip}\left(\operatorname{round}\left(\frac{x}{s}\right) + z, q_{\min}, q_{\max}\right),$$
 (3)

with scaling factor s, zero-point z, and quantized range $[q_{\min}, q_{\max}]$. Key modes:

- Post-training quantization (PTQ): Calibrates scale factors using a small dataset; suitable for INT8 inference when accuracy drop is acceptable.
- Quantization-aware training (QAT): Simulates quantization during training via straight-through estimators (STE), enabling INT8 or INT4 deployment with minimal degradation.
- Mixed-precision quantization: Assigns bit widths per layer to meet accuracy/latency targets; solved via integer programming or reinforcement learning.

Activation outlier suppression (e.g., SmoothQuant) facilitates INT8 inference for transformers by redistributing scaling factors across weights and activations.

1.4 Workflow Integration

Compression pipelines often interleave techniques: prune the teacher, distill into a compact student, and then quantize. Hardware-aware neural architecture search (NAS) explores architectures that better survive quantization. The following pseudo-code outlines a joint workflow:

Listing 1: Combined pruning, distillation, and quantization-aware training.

```
teacher = load_pretrained_model()
  student = initialize_compact_model()
  # Structured pruning on teacher
   for step in range(prune_steps):
       loss = training_step(teacher, data_batch)
6
       loss.backward()
       apply_structured_pruning(teacher, sparsity_schedule(step))
8
  # Distill knowledge to student
10
   for epoch in range(kd_epochs):
11
       for batch in dataloader:
12
           teacher_logits = teacher(batch.inputs).detach()
13
           loss = kd_loss(student(batch.inputs), batch.labels, teacher_logits,
14
                           alpha=0.7, temperature=4.0)
15
16
           loss.backward()
           optimizer.step()
17
           optimizer.zero_grad()
18
19
  # Quantization-aware fine-tuning
20
  quantizer = prepare_qat(student, bitwidth=8)
^{21}
  for epoch in range(qat_epochs):
22
       for batch in dataloader:
23
           output = quantizer(batch.inputs)
24
           loss = criterion(output, batch.labels)
25
           loss.backward()
26
           optimizer.step()
27
           optimizer.zero_grad()
28
  export_int8(quantizer, path="student_int8.onnx")
```




Figure 1: Comparison of pruning, distillation, and quantization pipelines. The bottom row shows accuracy vs. model size trade-offs.

2 Deployment to Mobile and Edge (TensorRT, ONNX, TFLite)

Edge deployment requires toolchains that convert trained models into device-specific runtimes. Figure ?? summarizes the major ecosystems.

2.1 ONNX as an Interchange Format

The Open Neural Network Exchange (ONNX) defines an intermediate representation (IR) with operator sets (opsets). Exporting from PyTorch or TensorFlow yields a portable graph:

$$Graph = (\mathcal{V}, \mathcal{E}, \mathcal{O}), \tag{4}$$

where V are tensors, \mathcal{E} edges, and \mathcal{O} operator nodes. Version alignment between exporter and runtime is critical. Shape inference and constant folding reduce redundancy before deployment.

2.2 TensorRT Optimization

TensorRT compiles ONNX graphs into CUDA kernels. Major passes include layer fusion, precision calibration (FP16/INT8), and kernel auto-tuning. The optimization profile specifies input ranges for dynamic shapes. Execution providers (TensorRT EP) integrate into ONNX Runtime to fall back to CPU/GPU operators when unsupported.

2.3 TensorFlow Lite (TFLite)

TFLite converts TensorFlow SavedModels into a flatbuffer format with selective operator kernels for mobile CPUs, GPUs, and NPUs. Quantization-aware training can export INT8 kernels compatible with Edge TPU. Delegate mechanisms (e.g., NNAPI, Core ML) offload computation to vendor accelerators.

2.4 Deployment Checklist

- Validate numerical parity between source framework and exported model via golden tests.
- Profiles memory usage and latency under realistic batch sizes and sequence lengths.
- Integrate fallback paths: e.g., if TensorRT fails to build an engine, fall back to ONNX Runtime GPU.
- Monitor operator coverage; custom ops require plugin development or graph rewriting.

The following script demonstrates exporting a PyTorch model to ONNX and building a TensorRT engine using the Python API:

Listing 2: PyTorch to ONNX export and TensorRT engine building.

```
import torch
  import onnx
  import tensorrt as trt
  model = build_model().eval().cuda()
  dummy = torch.randn(1, 3, 224, 224, device="cuda")
  torch.onnx.export(model, dummy, "model.onnx",
                      input_names=["input"], output_names=["logits"],
                      opset_version=17, do_constant_folding=True,
9
                      dynamic_axes={"input": {0: "batch"}, "logits": {0: "batch"}})
10
11
  onnx_model = onnx.load("model.onnx")
12
  onnx.checker.check_model(onnx_model)
13
14
  logger = trt.Logger(trt.Logger.INFO)
15
  builder = trt.Builder(logger)
16
  network = builder.create_network(1 << int(trt.NetworkDefinitionCreationFlag.</pre>
      EXPLICIT_BATCH))
  parser = trt.OnnxParser(network, logger)
18
  with open("model.onnx", "rb") as f:
19
       parser.parse(f.read())
20
21
  config = builder.create_builder_config()
22
  \verb|config.set_memory_pool_limit(trt.MemoryPoolType.WORKSPACE, 1 << 30)| \\
23
  if builder.platform_has_fast_int8:
24
       config.set_flag(trt.BuilderFlag.INT8)
25
       config.int8_calibrator = gather_calibration_data()
26
27
  engine = builder.build_engine(network, config)
28
  with open("model.plan", "wb") as f:
       f.write(engine.serialize())
30
```

Deployment Toolchain Across Frameworks and Targets




Figure 2: Deployment toolchains across ONNX, TensorRT, and TensorFlow Lite. Optional delegates target vendor accelerators.

3 Inference Acceleration

Inference optimization targets latency, throughput, and energy efficiency. Figure ?? shows a latency decomposition, while Figure ?? outlines common acceleration strategies.

3.1 Kernel and Graph Optimizations

Operator fusion merges sequences like Conv-BN-ReLU into a single kernel, reducing memory traffic. Graph compilers (TVM, XLA, TorchInductor) apply loop tiling, vectorization, and layout transformations. The latency L can be approximated as

$$L = \sum_{i=1}^{N} \left(\frac{C_i}{\text{FLOP/s}} + \frac{M_i}{\text{BW}} \right), \tag{5}$$

where C_i is compute cost and M_i memory traffic. Tuning seeks to minimize both components via scheduling.

3.2 Batching and Dynamic Serving

Batching amortizes overhead across requests. For online systems with arrival rate λ and service rate μ , queueing delay is governed by the Erlang C formula. Dynamic batching (Triton Inference Server) accumulates requests up to latency budgets. For autoregressive models, speculative decoding and scheduling partial beams reduce token latency.

3.3 Hardware Acceleration

Specialized accelerators (Edge TPU, NVIDIA Tensor Cores) offer mixed-precision support. Memory-bound models benefit from high-bandwidth memory (HBM) and sparsity-aware hardware. For edge deployments, CPU vector engines (NEON, AVX512) are leveraged via libraries like XNNPACK and oneDNN.

3.4 Monitoring and A/B Testing

Production systems require continuous measurement of latency percentiles (P50/P95/P99), throughput, and energy consumption. Canary releases test optimized models on a subset of traffic to ensure stability. Rollback procedures and feature flags guard against degraded user experience.

Listing 3: Triton Inference Server dynamic batching configuration (YAML).

```
name: "resnet_triton"
  platform: "tensorrt_plan"
  max_batch_size: 32
3
  input [
    { name: "input", data_type: TYPE_FP16, dims: [3, 224, 224] }
5
  ]
6
  output [
    { name: "logits", data_type: TYPE_FP16, dims: [1000] }
8
  ]
9
  dynamic_batching {
10
    preferred_batch_size: [4, 8, 16, 32]
11
    max_queue_delay_microseconds: 2000
^{12}
  }
13
  instance_group [
    { kind: KIND_GPU, count: 2, gpus: [0, 1] }
15
16 ]
```




Figure 3: Latency breakdown across compute, memory, and I/O components. Profiling highlights the dominant bottleneck.

Inference Acceleration Strategies Across the Stack

Model Level	Pruning Distillation Low-rank factorization Mixture-of-experts routing
Kernel Level	Operator fusion Winograd/FFT conv Sparse kernels Auto-tuned schedules
Serving Level	Dynamic batching Speculative decoding Request coalescing Multi-model endpoints
Hardware Level	INT8 Tensor Cores Edge TPU FPGA overlays CPU vectorization

Figure 4: Inference acceleration strategies spanning model, kernel, serving, and hardware layers.

Further Reading

- Song Han et al. "Learning both Weights and Connections for Efficient Neural Networks." NIPS 2015.
- Geoffrey Hinton et al. "Distilling the Knowledge in a Neural Network." NIPS 2015 Workshop.
- Jacob et al. "Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inference." CVPR 2018.
- NVIDIA. "TensorRT Developer Guide." 2023.
- Jared Casper et al. "Amazon SageMaker Inference Recommender." 2022.