SCHS353 - JANUARY 2004

- 8-Bit Serial-In, Parallel-Out Shift
- Wide Operating Voltage Range of 2 V to 6 V
- High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 14 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Shift Register Has Direct Clear

#### DW, E, M, NS, OR SM PACKAGE (TOP VIEW) $Q_B$ 16**∏** V<sub>CC</sub> Q<sub>C</sub> [ 15 Q<sub>A</sub> Q<sub>D</sub> [] 3 14 SER 13 OE $Q_{E}$ Q<sub>F</sub> [ 12 RCLK Q<sub>G</sub> L 11 SRCLK 10 SRCLR Q<sub>H</sub> [] 9∏ Q<sub>H′</sub> GND [

### description/ordering information

The CD74HC595 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and serial output for cascading. When the output-enable (OE) input is high, the outputs are in the high-impedance state.

Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – E	Tube of 25	CD74HC595E	CD74HC595E	
	SOIC - DW	Tube of 40	CD74HC595DW	LICEOEM	
	SOIC - DW	Reel of 2000	CD74HC595DWR	HC595M	
		Tube of 40	CD74HC595M		
−55°C to 125°C	SOIC - M	Reel of 2500	CD74HC595M96	HC595M	
		Reel of 250	CD74HC595MT		
	SOP - NS	Reel of 2000	CD74HC595NSR	HC595M	
	SSOP – SM	Tube of 80	CD74HC595SM	111505	
	330P - 3W	Reel of 2000	CD74HC595SM96	HJ595	

TPackage drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## **CD74HC595 8-BIT SHIFT REGISTERS** WITH 3-STATE OUTPUT REGISTERS SCHS353 - JANUARY 2004

#### **FUNCTION TABLE**

		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	OE	FUNCTION
Х	Х	Х	Х	Н	Outputs Q <sub>A</sub> –Q <sub>H</sub> are disabled.
Х	Χ	Χ	Χ	L	Outputs Q <sub>A</sub> –Q <sub>H</sub> are enabled.
Х	Χ	L	Χ	Χ	Shift register is cleared.
L	1	Н	Х	Х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
Н	1	Н	Х	Х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
Х	Х	Х	1	Χ	Shift-register data is stored in the storage register.




## logic diagram (positive logic)





## CD74HC595 8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

SCHS353 - JANUARY 2004





SCHS353 - JANUARY 2004

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see	ee Note 1)	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CO</sub>	C) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	-	±35 mA
Continuous current through V <sub>CC</sub> or GND		±70 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	: E package	67°C/W
	DW package	57°C/W
	M package	73°C/W
	NS package	64°C/W
	SM package	82°C/W
Storage temperature range, T <sub>stg</sub>		65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
		$V_{CC} = 6 V$	4.2			
	V <sub>CC</sub> = 2 V				0.5	
VIL	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35	V
		V <sub>CC</sub> = 6 V			1.8	
VI	Input voltage		0		VCC	V
VO	Output voltage		0		VCC	V
		V <sub>CC</sub> = 2 V			1000	
Δt/Δv‡	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500	ns
		VCC = 6 V			400	
TA	Operating free-air temperature		-55		125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



<sup>‡</sup> If this device is used in the threshold region (from V<sub>IL</sub>max = 0.5 V to V<sub>IH</sub>min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t<sub>t</sub> = 1000 ns and V<sub>CC</sub> = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

## **CD74HC595 8-BIT SHIFT REGISTERS** WITH 3-STATE OUTPUT REGISTERS SCHS353 - JANUARY 2004

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		v <sub>cc</sub>	Т	A = 25°C	;	T <sub>A</sub> = -55		T <sub>A</sub> = -40 85°		UNIT
				MIN TYP MAX		MIN	MAX	MIN	MAX		
			2 V	1.9	1.998		1.9		1.9		
		$I_{OH} = -20  \mu A$	4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
∨он	VI = VIH or VIL	$Q_{H'}$ , $I_{OH} = -4 \text{ mA}$	451/	3.98	4.3		3.7		3.84		V
		$Q_A-Q_H$ , $I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$Q_{H'}$ , $I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
		$Q_{A}-Q_{H}$ , $I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
			2 V		0.002	0.1		0.1		0.1	
		$I_{OL} = 20  \mu A$	4.5 V		0.001	0.1		0.1		0.1	
			6 V		0.001	0.1		0.1		0.1	
VOL	VI = VIH or VIL	$Q_{H'}$ , $I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	V
		$Q_A-Q_H$ , $I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
		$Q_{H'}$ , $I_{OL} = 5.2 \text{ mA}$	6.17		0.15	0.26		0.4		0.33	
		$Q_A-Q_H$ , $I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
ΙĮ	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
loz	$V_O = V_{CC}$ or 0,	$Q_A-Q_H$	6 V		±0.01	±0.5		±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		160		80	μΑ
Ci			2 V to 6 V		3	10		10		10	pF



# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V <sub>CC</sub> T <sub>A</sub> = 25°C		T <sub>A</sub> = -55		T <sub>A</sub> = -40 85°		UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX		
			2 V		6		4.2		5		
fclock	Clock frequency		4.5 V		31		21		25	MHz	
			6 V		36		25		29		
			2 V	80		120		100			
		SRCLK or RCLK high or low	4.5 V	16		24		20			
	Dodge down Con		6 V	14		20		17			
$t_W$	Pulse duration		2 V	80		120		100		ns	
		SRCLR low	4.5 V	16		24		20			
			6 V	14		20		17			
		SER before SRCLK↑  SRCLK↑ before RCLK↑†	2 V	100		150		125			
			4.5 V	20		30		25			
			6 V	17		25		21			
			2 V	75		113		94			
			4.5 V	15		23		19			
_			6 V	13		19		16			
t <sub>su</sub>	Setup time		2 V	50		75		65		ns	
		SRCLR low before RCLK↑	4.5 V	10		15		13			
			6 V	9		13		11			
			2 V	50		75		60			
		SRCLR high (inactive) before SRCLK↑	4.5 V	10		15		12			
			6 V	9		13		11			
		•	2 V	0		0		0			
th	Hold time, SER a	fter SRCLK↑	4.5 V	0		0		0		ns	
			6 V	0		0		0			

<sup>†</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



SCHS353 - JANUARY 2004

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	VCC	T,	<b>Δ</b> = 25°C	;	T <sub>A</sub> = -55		T <sub>A</sub> = -40		UNIT
	(INPUT)	(001701)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
			2 V	6	26		4.2		5		
fmax			4.5 V	31	38		21		25		MHz
			6 V	36	42		25		29		
			2 V		50	160		240		200	
	SRCLK	$Q_{H'}$	4.5 V		17	32		48		40	
4 .			6 V		14	27		41		34	
<sup>t</sup> pd			2 V		50	150		225		187	ns
	RCLK	$Q_A$ – $Q_H$	4.5 V		17	30		45		37	
			6 V		14	26		38		32	
	SRCLR	Q <sub>H</sub> ′	2 V		51	175		261		219	ns
t <sub>PHL</sub>			4.5 V		18	35		52		44	
				6 V		15	30		44		37
			2 V		40	150		225		187	ns
t <sub>en</sub>	ŌĒ	Q <sub>A</sub> –Q <sub>H</sub>	4.5 V		15	30		45		37	
			6 V		13	26		38		32	
			2 V		42	200		300		250	
<sup>t</sup> dis	ŌĒ	Q <sub>A</sub> -Q <sub>H</sub>	4.5 V		23	40		60		50	ns
			6 V		20	34		51		43	
			2 V		28	60		90		75	
		Q <sub>A</sub> -Q <sub>H</sub>	4.5 V		8	12		18		15	ns
,			6 V		6	10		15		13	
t <sub>t</sub>			2 V		28	75		110		95	
		Q <sub>H</sub> ′	4.5 V		8	15		22		19	
			6 V		6	13		19		16	

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 150 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO (OUTPUT)	VCC	T	λ = 25°C	;	T <sub>A</sub> = -55		T <sub>A</sub> = -40 85°		UNIT	
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
			2 V		60	200		300		250		
t <sub>pd</sub>	RCLK	Q <sub>A</sub> –Q <sub>H</sub>	4.5 V		22	40		60		50	ns	
·			6 V		19	34		51		43		
		Q <sub>A</sub> -Q <sub>H</sub>		2 V		70	200		298		250	
t <sub>en</sub>	ŌĒ		4.5 V		23	40		60		50	ns	
			6 V		19	34		51		43		
			2 V		45	210		315		265		
t <sub>t</sub>		Q <sub>A</sub> –Q <sub>H</sub>	4.5 V		17	42		63		53	ns	
			6 V		13	36		53		45		





## operating characteristics, $T_A = 25^{\circ}C$


PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	No load	400	pF

#### PARAMETER MEASUREMENT INFORMATION











VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- NOTES: A.  $C_L$  includes probe and test-fixture capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns, t<sub>f</sub> = 6 ns.
  - D. For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.
  - E. The outputs are measured one at a time, with one input transition per measurement.
  - F. tpLz and tpHz are the same as tdis.
  - G. tpzL and tpzH are the same as ten.
  - H. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



# DW (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated