

Lab 1: Preliminary Report

1 Half Adder

* logic Plagram



* Circuit Schematic




* IC List

1 one 7486 Qued 2-input XOR gate
1 one 7408 Qued 2-input AND gate

* 7486 7408 GND-7 GND-7 45V-14 +5V-14

Half) ^ Subtractor



* IC List

1 One 7486 Quad 2-input xor gate

1 One 7408 Quad 2-input AND gate

* 7486 7408 7404 GN0-7 GN0 -7 GND-7 +5V-1h +50-15 +54-14

