Université d'Ottawa Faculté de génie

École de science informatique et de génie électrique




University of Ottawa Faculty of Engineering


School of Electrical Engineering and Computer Science

ELG4137 Winter 2023 Assignment 1

Constantine Valettas #300027819

The following document indicates the size of the transistors (W/L) and the reasoning behind why they were used in the NAND logic gate design.





$$\frac{\left(\frac{W}{L}\right)}{L} = \frac{1}{2L}$$


$$\frac{1}{L} = \frac{1}{2L}$$

Since he now know the transistor of ratios, he can implement certain sizes into vertuous belongin.

I since smaller transistor sizes offer several benefits such as improved performance (faster switching speeds & lover poner consumption). I have chosen transistor width of zoo am & length of 100 nm

To observe the different ways in which the output of the gate rises to 1 or falls to 0, let's take a look at a NAND2 logical gate truth table






Α	В	Output
0	0	1
0	1	1
1	0	1
1	1	0

When both inputs are 0, the output is 1. When either input has a value of 1, the output is also 1. Lastly, when both inputs are 1, the output is 0.

Now let's take a look at our testbench simulation for input values 0 or Vdd, for comparison.



From this simulation we can see that when Va = 0, Vb =0, and Vout = 1

When Va = 0, Vb = 1, and Vout = 1

When Va =1, Vb =0, and Vout =0. This is incorrect as Vout should be 1.

When Va = 1, Vb = 1, and Vout = 0.

After comparing the simulation to the NAND truth table, all of the cases are correct except for one. Therefore, the gate is non-conclusive and the gate cannot be verified as a properly operating NAND gate.

The virtuoso schematic files have been added to the zipped folder this pdf document is in. Below are just some screenshots.

