Question ! A. 209det to binary 209/2 = 104-1 104/2 = 52-0 = 26-0 52/2 13-0 26/2 6-1 13/2 = 3 - 0 6/2 312 0-1 1/2 209,0 = 110100012 1101 0001 B. -117 in signed magnitude sirst bit is I because negative 117/2 58rl 58/2 29,0 29/2 = 14-7-0 7/2 3/2 011 1110101, in signed magnitude is 1111 0101

-117 in two complement 117 in 8 bits is 0111 0101 bits slipped 1000 1010 + 0000 0001 1000 1011 COOKO . C 1000 1011 D 4.75 1100 1101 1001 0110 0110 0011 Lin Libit binary = 0100 2' 2 2 2 2 0.5 0.250 0.75 = 1100 theregore 4.75 = 0100 1100

E. Fish in ascii
F = 01000110 add 1
i = 01/01001 even 0
5 = 01110011 000
h = 01101000 add 1
F 1 5 5
1100 0110 0110 1001 1011 0011 1110 1000
F. F7 in binary
Fin binary is 1111 (15)
7 in binary is 0111
4+2+1
F7 = 1111 0111

G) 123g to basez 1 = 001 2 = 010 3 = 011 combined this gives us 001010011 as this is 9 digits we can remove a leading O to give us 01010011 or 0/01 0011

Question 2

A) Truth table

M	N	O BUY		
0	0	0	0	
0	0	1	1	
0	1	0	0	
0	1	1	1	
1	0	0	0	
1	0	1	1	
1	1	0	1	
1	1	1	1	

B) KMap


NO				
M	00	01	11	10
00	0	1	1	0
01	0	1	1	1

C) Simplify Expression


The first group is O, the second group is M and N.


Therefore our simplified expression is $\underline{O + MN}$

D) Implement circuit diagram




E) Reimplement with only NOR gates






3) Part 2

A clocked SR flip flop will only update its output when the clock signal is set to 1, this is because the first set of NAND gates will always output a 1 unless both inputs are a 1. By setting S to 1 and Clock to 1, Q is set to 1. By setting R to 1 and clock to 1, Q is reset to 0.





The parity bit generator table given is for an even parity bit system, this means if there is an odd number of 1s in a sequence then the parity bit must also be a 1. The circuit above does this by giving each input two outputs, its regular output and its complement. These are then fed into a series of AND gates which check how many 1s are in the input.

The first three sets of AND gates check that there is only one 1 in the sequence, the final set of and gates check to see if there are three 1s. Finally each of these sets of and gates are combined with multiple OR gates.