



ST7735R

262K Color Single-Chip TFT Controller/Driver

1 Introduction

The ST7735R is a single-chip controller/driver for 262K-color, graphic type TFT-LCD. It consists of 396 source line and 162 gate line driving circuits. This chip is capable of connecting directly to an external microprocessor, and accepts Serial Peripheral Interface (SPI), 8-bit/9-bit/16-bit/18-bit parallel interface. Display data can be stored in the on-chip display data RAM of 132 x 162 x 18 bits. It can perform display data RAM read/write operation with no external operation clock to minimize power consumption. In addition, because of the integrated power supply circuits necessary to drive liquid crystal, it is possible to make a display system with fewer components.

2 Features

Single chip TFT-LCD Controller/Driver with RAM On-chip Display Data RAM (i.e. Frame Memory) $132 (H) \times RGB \times 162 (V)$ bits

LCD Driver Output Circuits:

Source Outputs: 132 RGB channels Gate Outputs: 162 channels Common electrode output

Display Colors (Color Mode)

Full Color: 262K, RGB=(666) max., Idle Mode OFF Color Reduce: 8-color, RGB=(111), Idle Mode ON

Programmable Pixel Color Format (Color Depth) for Various Display Data input Format

12-bit/pixel: RGB=(444) using the 384k-bit frame memory and LUT

16-bit/pixel: RGB=(565) using the 384k-bit frame memory

and LUT

18-bit/pixel: RGB=(666) using the 384k-bit frame memory

and LUT

Various Interfaces

Parallel 8080-series MCU Interface (8-bit, 9-bit, 16-bit & 18-bit) Parallel 6800-series MCU Interface (8-bit, 9-bit, 16-bit & 18-bit) 3-line serial interface 4-line serial interface

Display Features

Support both normal-black & normal-white LC Software programmable color depth mode

Built-in Circuits

DC/DC converter
Adjustable VCOM generation
Non-volatile (NV) memory to store initial register setting
Oscillator for display clock generation
Factory default value (module ID, module version, etc) are
stored in NV memory
Timing controller

Built-in NV Memory for LCD Initial Register Setting

7-bits for ID2 8-bits for ID3 7-bits for VCOM adjustment

Wide Supply Voltage Range

I/O Voltage (VDDI to DGND): 1.65V~3.7V (VDDI ≤ VDD) Analog Voltage (VDD to AGND): 2.3V~4.8V

On-Chip Power System

Source Voltage (GVDD to AGND): 3.0V~4.5V VCOM level (VCOM to AGND): -0.4V to -2.0V Gate driver HIGH level (VGH to AGND): +10.0V to +15V Gate driver LOW level (VGL to AGND): -13V to -7.5V

Operating Temperature: -30℃ to +85℃

ST7735R

Parallel Interface: 8080,6800(8-bit/9-bit/16-bit/18-bit)

Serial Interface: 3-line, 4-line


ST


Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice.



3 Pad arrangement

3.1 Output Bump Dimension






Item	Symbol	Size
Bump pitch	А	16 um
Bump width	С	16 um
Bump height	Н	98 um
Bump gap1 (Vertical)	J	19 um
Bump gap2 (Horizontal)	K	16 um
Bump area	CxH	1568 um2
Chip Boundary (include scribe Lane)	L	59 um




3.2 Input Bump Dimension




Boundary (Include scribe Lane)

Item	Symbol	Size
Bump pitch 1	A1	67 um
Bump pitch 2	A2	50 um
Bump width 1	C1	33 um
Bump width 2	C2	38 um
Bump height	Н	88 um
Bump gap	К	22 um
Bump gap1	K1	17 um
Bump gap2	K2	34 um
Bump area 1	C1 X H	2904 um2
Bump area 2	C2 X H	3344 um2
Chip Boundary(include scribe Lane)	L	59 um


3.3 Alignment Mark Dimension





3.4 Chip Information

Chip size (um x um): 10080 x 670 PAD coordinate: pad center Coordinate origin: chip center Chip thickness (um): 300(TYP) Bump height (um): 15(TYP) Bump hardness (HV): 75(TYP)



4 Pad Center Coordinates

No.	PAD Name	Х	Υ
1	Dummy	-4750	-231
2	VDDIO	-4700	-231
3	EXTC	-4650	-231
4	DGNDO	-4600	-231
5	IM[0]	-4550	-231
6	VDDIO		-231 -231
	IM[1]	-4500	
7	DGNDO	-4450	-231
8	P68	-4400	-231
9	VDDIO	-4350	-231
10	TEST1P	-4300	-231
11	DGNDO	-4250	-231
12	TEST2P	-4200	-231
13	VDDIO	-4150	-231
14		-4100	-231
15	SRGB	-4050	-231
16	DGNDO	-4000	-231
17	SMX	-3950	-231
18	VDDIO	-3900	-231
19	SMY	-3850	-231
20	DGNDO	-3800	-231
21	Dummy	-3750	-231
22	VDDIO	-3700	-231
23	Dummy	-3650	-231
24	DGNDO	-3600	-231
25	Dummy	-3550	-231
26	VDDIO	-3500	-231
27	Dummy	-3450	-231
28	DGNDO	-3400	-231
29	Dummy	-3350	-231
30	VDDIO	-3300	-231
31	LCM	-3250	-231
32	DGNDO	-3200	-231
33	Dummy	-3150	-231
34	VDDIO	-3100	-231
35	Dummy	-3050	-231
36	DGNDO	-3000	-231
37	GM[1]	-2950	-231
38	VDDIO	-2900	-231
39	GM[0]	-2850	-231
40	DGNDO	-2800	-231
41	Dummy	-2750	-231
42	GS	-2700	-231
43	SPI4W	-2650	-231
44	VDDIO	-2600	-231
45	TESTOP[8]	-2550	-231
46	TESTOP[7]	-2500	-231
47	TESTOP[6]	-2300 -2450	-231 -231
48	TESTOP[5]	-2400	-231 -231
49	TESTOP[4]		
	OSC (4)	-2350	-231
50	000	-2300	-231

No.	PAD Name	Х	Y
51	VDD	-2250	-231
52	VDD	-2200	-231
53	VDD	-2150	-231
54	VDD	-2100	-231
55	VDD	-2050	-231
56	VDD	-2000	-231
57	AGND	-1950	-231
58	AGND	-1900	-231
59	AGND	-1850	-231
60	AGND	-1800	-231
61	AGND	-1750	-231
62	AGND	-1700	-231
63	RDX	-1630	-231
64	D_CX	-1570	-231
65	TESEL	-1510	-231
66	DGNDO	-1450	-231
67	D[17]	-1390	-231
68	D[16]	-1330	-231
69	D[15]	-1270	-231
70	D[14]	-1210	-231
71	D[13]	-1150	-231
72	D[12]	-1090	-231
73	D[11]	-1030	-231
74	D[10]	-970	-231
75	D[9]	-910	-231
76	D[8]	-850	-231
77	D[1]	-790	-231
78	D[3]	-730	-231
79	D[5]	-670	-231
80	D[7]	-610	-231
81	TE	-550	-231
82	RESX		-231
	CSX	-490 430	
83 84	D[6]	-430	-231
85	D[4]	-370	-231
	D[2]	-310	-231
86	IM[2]	-250	-231
87	D[0]	-190	-231
88	WRX	-130	-231
89	Dummy	-70	-231
90	Dummy	0	-231
91	Dummy	50	-231
92		100	-231
93	Dummy TESTOP[3]	150	-231
94		200	-231
95	TESTOP[2] TESTOP[1]	250	-231
96		300	-231
97	DGND	350	-231
98	DGND DGND	400	-231
99		450	-231
100	DGND	500	-231

No.	PAD Name	х	Υ
101	DGND	550	-231
102	DGND	600	-231
103	VDDI	650	-231
104	VDDI	700	-231
105	VDDI	750	-231
106	VDDI	800	-231
107	VDDI	850	-231
108	VDDI	900	-231
109	VPP	950	-231
110	\ /DD	1000	-231
111	VPP	1050	-231
	GVDD	1100	-231
113	GVDD	1150	-231
114	GVDD	1200	-231
115	VCC	1250	-231
116	Dummy	1300	-231
117	Dummy	1350	-231
118	GVCL	1400	-231
119	Dummy	1450	-231
120	AVDD	1500	-231
	AVDD	1550	-231
4	AVDD	1600	-231
123		1650	-231
124	AVDD	1700	-231
125	Dummy	1750	-231
	Dummy	1800	-231
	Dummy	1850	-231
	Dummy	1900	-231
	Dummy	1950	-231
	Dummy	2000	-231
	Dummy	2050	-231
	Dummy	2100	-231
133	Dummy	2150	-231
134	Dummy	2200	-231
	Dummy	2250	-231
	Dummy	2300	-231
	Dummy	2350	-231
	Dummy	2400	-231
	Dummy	2450	-231
	Dummy	2500	-231
	Dummy	2550	-231
	Dummy	2600	-231 -231
	Dummy	2650	-231
	Dummy	2700	-231 -231
	Dummy	2750	-231 -231
140	AGND		
140	AGND	2800	-231
141	AGND	2850	-231 231
140	AVCL	2900 2950	-231 -231
	AVCL		
150	01	3000	-231

No.	PAD Name	Х	Υ
151	AVCL	3050	-231
152	Dummy	3100	-231
153	Dummy	3150	-231
	Dummy		
154	Dummy	3200	-231
155 450	Dummy	3250	-231
156	Dummy	3300	-231
157	Dummy	3350	-231
158	Dummy	3400	-231
159	Dummy	3450	-231
160		3500	-231
161	Dummy	3550	-231
162	Dummy	3600	-231
163	Dummy	3650	-231
164	Dummy	3700	-231
165	Dummy	3750	-231
166	Dummy	3800	-231
167	Dummy	3850	-231
168	Dummy	3900	-231
169	Dummy	3950	-231
170	VGL	4000	-231
171	Dummy	4050	-231
172	Dummy	4100	-231
173	VGH	4150	-231
174	Dummy	4200	-231
175	Dummy	4250	-231
176	Dummy	4300	-231
177	Dummy	4350	-231
178	Dummy	4400	-231
179	Dummy	4450	-231
180	Dummy	4500	-231
181	Dummy	4550	-231
182	VCOM	4600	-231
183	VCOM	4650	-231
184	VCOM	4700	-231
185	Dummy	4750	-231
186	Dummy	4772	110
187	Dummy	4756	227
188	G162	4740	110
189	G160	4724	227
190	G158	4708	110
191	G156	4692	227
192	G154	4676	110
193	G152	4660	227
194	G150	4644	110
195	G148	4628	227
196	G146	4612	110
197	G144	4596	227
198	G142	4580	
198	G140	4564	110 227
	G138		
200	0 100	4548	110

No.	PAD Name	Х	Υ
201	G136	4532	227
202	G134	4516	110
203	G132	4500	227
204	G130	4484	110
205	G128	4468	227
206	G126	4452	110
207	G124	4436	227
208	G122	4420	110
209	G120	4404	227
210	G118	4388	110
211	G116	4372	227
212	G114	4356	110
213	G112	4340	227
214	G110	4324	110
215	G108	4308	227
216	G106	4292	110
217	G104	4276	227
218	G102	4260	110
219	G100	4244	227
220	G98	4228	110
221	G96	4212	227
222	G94	4196	110
223	G92	4180	227
224	G90	4164	110
225	G88	4148	227
226	G86	4132	110
227	G84	4116	227
228	G82	4100	110
229	G80	4084	227
230	G78	4068	110
231	G76	4052	227
232	G74	4036	110
233	G72	4020	227
234	G70	4004	110
235	G68	3988	227
236	G66	3972	110
237	G64	3956	227
	G62	3940	110
239	G60	3924	227
240	G58	3908	110
241	G56	3892	227
242	G54	3876	110
243	G52		
243	G50	3860	227
	G48	3844	110
245	G46	3828	227
246	G44	3812	110
247	G44 G42	3796	227
248	G42 G40	3780	110
249	G38	3764	227
250	030	3748	110

No.	PAD Name	Х	Υ
251	G36	3732	227
252	G34	3716	110
253	G32	3700	227
254	G30	3684	110
255	G28	3668	227
256	G26	3652	110
257	G24	3636	227
258	G22	3620	110
	G20	3604	227
	G18	3588	110
261	G16	3572	227
262	G14	3556	110
263	G12	3540	227
	G10	3524	110
265	00	3508	227
266	G6	3492	110
	G4	3476	227
20.	G2	3460	110
_	Dummy	3444	227
270)	3428	110
271	Dummy	3412	227
272	Dummy	3396	110
273	S396	3380	
	S395		227
	S394	3364	110
	S393	3348	227
276	S392	3332	110
277	S391	3316	227
	0000	3300	110
279	S389	3284	227
280	S388	3268	110
281	S387	3252	227
282	S386	3236	110
283	S385	3220	227
	S384	3204	110
285	S383	3188	227
	S382	3172	110
		3156	227
	S381	3140	110
289	S380	3124	227
290	S379	3108	110
291	S378	3092	227
292	S377	3076	110
293	S376	3060	227
294	S375	3044	110
295	S374	3028	227
	S373	3012	110
297	S372	2996	227
298	S371	2980	110
299	S370	2964	227
300	S369	2948	110

No.	PAD Name	Х	Υ
301	S368	2932	227
302	S367	2916	110
303	S366	2900	227
304	S365	2884	110
305	S364	2868	227
306	S363	2852	110
307	S362	2836	227
308	S361	2820	110
309	S360	2804	227
310	S359	2788	110
311	S358	2772	227
312	S357	2756	110
313	S356	2740	227
	S355	2724	110
315	S354	2708	227
316	S353	2692	110
317	S352	2676	227
318	S351	2660	110
319	S350	2644	
320	S349	2628	227 110
321	S348	2612	227
322	S347	2596	110
323	S346	2580	227
323 324	S345		
324 325	S344	2564	110
325 326	S343	2548	227
	S342	2532	110
327	S341	2516	227
328	S340	2500	110
329	S339	2484	227
330	S338	2468	110
331	S337	2452	227
332	S336	2436	110
333	S335	2420	227
334	S334	2404	110
335	S333	2388	227
336	S332	2372	110
337	S331	2356	227
338		2340	110
339	S330	2324	227
340	S329 S328	2308	110
341		2292	227
342	S327	2276	110
343	S326	2260	227
344	S325	2244	110
345	S324	2228	227
346	S323	2212	110
347	S322	2196	227
348	S321	2180	110
349	S320	2164	227
350	S319	2148	110

No.	PAD Name	Х	Y
351	S318	2132	227
352		2116	110
353	S316	2100	227
354	S315	2084	110
355	S314	2068	227
356	S313	2052	110
357	S312	2036	227
358	S311	2020	110
359	S310	2004	227
360	S309	1988	110
	S308	1972	227
362	S307	1956	110
363	S306	1940	227
364	S305	1924	110
365	S304	1908	227
366	S303	1892	110
367	S302	1876	227
368	S301	1860	110
369	S300	1844	227
370	0000	1828	110
371		1812	227
372		1796	110
373	-	1780	227
374		1764	110
375	S294	1748	227
376	S293	1732	110
377	S292	1716	227
378	S291	1700	110
379		1684	227
380		1668	110
381	0000	1652	227
382		1636	110
383	0000	1620	227
384	S285	1604	110
385	S284	1588	227
386	S283	1572	110
387	0000	1556	227
388	S281	1540	110
	S280	1524	227
	S279	1508	110
391	_		
392	S277	1492	227
392 393	S276	1476 1460	110
393 394	S275		227
394 395	S274	1444 1428	110
292	S273		227
390	S272	1412	110
	S272	1396	227
398	0070	1380	110
399	S269	1364	227
400	3209	1348	110

No.	PAD Name	х	Υ
401	S268	1332	227
402	S267	1316	110
403	S266	1300	227
404	S265	1284	110
405	S264	1268	227
406	S263	1252	110
407	S262	1236	227
408	S261	1220	110
409	S260	1204	227
410	S259	1188	110
411	S258	1172	227
412	S257	1156	110
413	S256	1140	227
414	S255	1124	110
	S254		
415	S253	1108	227
416	S252	1092	110
417	S251	1076	227
418	S250	1060	110
419	S249	1044	227
420	S249	1028	110
421		1012	227
422	S247	996	110
423	S246	980	227
424	S245	964	110
425	S244	948	227
426	S243	932	110
427	S242	916	227
428	S241	900	110
429	S240	884	227
430	S239	868	110
431	S238	852	227
432	S237	836	110
433	S236	820	227
434	S235	804	110
435	S234	788	227
436	S233	772	110
437	S232	756	227
438	S231	740	110
439	S230	724	227
440	S229	708	110
441	S228	692	227
442	S227	676	110
443	S226	660	227
444	S225	644	110
445	S224	628	227
446	S223	612	110
447	S222	596	227
448	S221	580	110
449	S220	564	227
450	S219	548	110
		U-1U	110

No.	PAD Name	х	Υ
451	S218	532	227
452	S217	516	110
453	S216	500	227
454	S215	484	110
455	S214	468	227
456	S213	452	110
457	S212	436	227
458	S211	420	110
459	S210	404	227
460	S209	388	110
461	S208	372	227
	S207	356	110
	S206	340	227
464	S205	324	110
465	S204	308	227
466	S203	292	110
467	S202	276	227
468	S201	260	110
469	S200	244	227
	S199	228	110
470	Dummy	212	227
	Dummy	196	110
473	Dummy	-196	110
474	Dummy	-212	227
474 475	S198	-212	110
476	S197	-244	227
477	S196	-260	110
<u>477</u> 478	S195	-260 -276	227
	S194		
110	S193	-292	110
100	S192	-308	227
481 482	S191	-324	110
483	S190	-340	227
	S189	-356	110
<u>484</u> 485	S188	-372	227
	S187	-388	110 227
486	S186	-404 -420	
487	S185		110
	S184	-436	227
	S183	-452 460	110
490	S182	-468	227
491	S181	-484	110
492	S180	-500	227
493	S179	-516	110
494	S179	-532	227
495	S176	-548	110
496	S177	-564	227
497		-580	110
498	S175 S174	-596	227
499	_	-612	110
500	S173	-628	227

No.	PAD Name	Х	Y
501	S172	-644	110
502	S171	-660	227
503	S170	-676	110
504	S169	-692	227
505	S168	-708	110
506	S167	-724	227
507	S166	-740	110
508	S165	-756	227
509	S164	-772	110
510	S163	-788	227
511	S162	-804	110
512	S161	-820	227
513	S160	-836	110
514	S159	-852	227
515	S158	-868	110
516	S157	-884	227
517	S156	-900	110
518	S155	-916	227
519	S154	-932	110
520	S153	-93 <u>2</u> -948	227
521	S152		110
522	S151	-964	227
523	S150	-980	
	S149	-996	110
524	S148	-1012	227
525	S140	-1028	110
526	S146	-1044	227
527	S145	-1060	110
528	S143	-1076	227
529	S144 S143	-1092	110
530	S143	-1108	227
531		-1124	110
532	S141	-1140	227
533	S140 S139	-1156	110
534		-1172	227
535	S138	-1188	110
536	S137	-1204	227
537	S136	-1220	110
538	S135	-1236	227
539	S134	-1252	110
540	S133	-1268	227
541	S132	-1284	110
542	S131	-1300	227
543	S130	-1316	110
544	S129	-1332	227
545	S128	-1348	110
546	S127	-1364	227
547	S126	-1380	110
548	S125	-1396	227
549	S124	-1412	110
550	S123	-1428	227

No.	PAD Name	х	Υ
551	S122	-1444	110
552	S121	-1460	227
553	S120	-1476	110
554	S119	-1492	227
555	S118	-1508	110
556	S117	-1524	227
557	S116	-1540	110
558	S115	-1556	227
559	S114	-1572	110
560	S113	-1588	227
561	S112	-1604	110
562	S111	-1620	227
563	S110	-1636	110
564	S109	-1652	227
565	S108	-1668	110
566	S107	-1684	227
567	S106	-1700	110
568	S105	-1716	227
569	S104	-1732	110
570	S103	-1748	227
571	S102	-1764	110
572	S101	-1780	227
573	S100	-1796	110
574	S99	-1812	227
575	S98	-1828	110
576	S97	-1844	227
577	S96	-1860	110
578	S95	-1876	227
579	S94	-1892	110
580	S93	-1908	227
581	S92	-1924	110
582	S91	-1940	227
583	S90	-1956	110
584	S89	-1972	227
585	S88	-1988	110
586	S87	-2004	227
587	S86	-2020	110
588	S85	-2036	227
589	S84	-2052	110
590	S83	-2068	227
591	S82	-2084	110
592	S81	-2100	227
593	S80	-2116	110
594	S79	-2132	227
595	S78	-2148	110
596	S77	-2164	227
597	S76	-2180	110
598	S75	-2196	227
599	S74	-2212	110
600	S73	-2228	227


No.	PAD Name	х	Υ
601	S72	-2244	110
	S71	-2260	227
603	S70	-2276	110
604	S69	-2292	227
605	S68	-2308	110
606	S67	-2324	227
607	S66	-2340	110
608	S65	-2356	227
609	S64	-2372	110
610	S63	-2388	227
611	S62	-2404	110
612	S61	-2420	227
613	S60	-2436	110
614	S59	-2452	227
615	S58	-2468	110
616	S57	-2484	227
617	S56	-2500	110
618	S55	-2516	227
619	S54	-2532	110
	S53	-2548	227
621	S52	-2564	110
622	S51	-2580	227
623	S50	-2596	110
624	S49	-2612	227
625	S48		110
626	S47	-2628 2644	227
<u>620</u>	S46	-2644 -2660	
628	S45	-2676	110 227
629	S44		
	S43	-2692	110 227
000	S42	-2708	
631 632	S41	-2724 -2740	110 227
633	S40		
	S39	-2756	110
634 635	S38	-2772	227
636	S37	-2788 -2804	110 227
637	S36	-2820	110
620	S35		227
	S34	-2836	
639	S33	-2852	110 227
640	S32	-2868	
641	S31	-2884	110
642	S30	-2900	227
643	S29	-2916	110
644	S28	-2932	227
645	S27	-2948	110
646	S26	-2964	227
647	S25	-2980	110
648	S25 S24	-2996	227
649		-3012	110
650	S23	-3028	227

NI-	DAD Name	v	v
No.	PAD Name	Х	Y
651	S22	-3044	110
652	S21	-3060	227
653	S20	-3076	110
654	S19	-3092	227
655	S18	-3108	110
656	S17	-3124	227
657	S16	-3140	110
658	S15	-3156	227
659	S14	-3172	110
660	S13	-3188	227
661	S12	-3204	110
662	S11	-3220	227
663	S10	-3236	110
664	S9	-3252	227
665	S8	-3268	110
666	S7	-3284	227
667	S6	-3300	110
668	S5	-3316	227
669	S4	-3332	110
670	S3	-3348	227
671	S2	-3364	110
672	S1	-3380	227
673	Dummy	-3396	110
674	Dummy	-3412	227
675	Dummy	-3428	110
676	Dummy	-3444	227
677	G1	-3460	110
678	G3	-3476	227
679	G5	-3492	110
680	G7	-3508	227
681	G9	-3524	110
682	G11	-3540	227
683	G13	-3556	110
684	G15	-3572	227
685	G17	-3588	110
686	G19	-3604	227
687	G21	-3620	110
	G23		
688 689	G25	-3636 -3652	227
	G27	-3652	110 227
690 691	G29	-3668 3684	
	G31	-3684	110
692	G33	-3700	227
693	G35	-3716	110
694	G37	-3732	227
695	G39	-3748	110
696	G41	-3764	227
697	G43	-3780	110
698	G45	-3796	227
699	G45 G47	-3812	110
700	G4 <i>1</i>	-3828	227

No.	PAD Name	х	Υ
701	G49	-3844	110
702	G51	-3860	227
703	G53	-3876	110
704	G55	-3892	227
705	G57	-3908	110
706	G59	-3924	227
707	G61	-3940	110
708	G63	-3956	227
709	G65	-3972	110
710	G67	-3988	227
711	G69	-4004	110
712	G71	-4020	227
713	G73	-4036	110
714	G75	-4052	227
715	G77	-4068	110
716	G79	-4084	227
717	G81	-4100	110
718	G83	-4116	227
719	G85	-4132	110
720	G87	-4148	227
721	G89	-4164	110
722	G91	-4180	227
723	G93	-4196	110
724	G95	-4212	227
725	G97	-4228	110
726	G99	-4244	227
727	G101	-4260	110
728	G103	-4276	227
729	G105	-4292	110
730	G107	-4308	227
731	G109	-4324	110
732	G111	-4340	227
733	G113	-4356	110
734	G115	-4372	227
735	G117	-4388	110
736	G119	-4404	227
737	G121	-4420	110
738	G123	-4436	227
739	G125	-4452	110
740	G127	-4468	227
741	G129	-4484	110
742	G131	-4500	227
743	G133	-4516	110
744	G135	-4532	227
745	G137	-4548	110
746	G139	-4564	227
747	G141	-4580	110
748	G143	-4596	227
749	G145	1040	440
	G145	-4612	110

No.	PAD Name	Х	Υ
751	G149		
751 752	G151	-4644 4660	110
752 753	G153	-4660 -4676	227
754		-4676 -4692	110 227
755	_	-4092 -4708	110
756	G159	-4708 -4724	227
757	G161	-4740	110
	Dummy	-4756	227
759		-4772	110
	•		
	ALIGNMENT R	4841	-220
	ALIGNMENT L	-4841	-220

5 Block diagram





6 Driver IC Pin Description

6.1 Power Supply Pin

Name	I/O	Description	Connect pin
VDD	I	Power supply for analog, digital system and booster circuit.	VDD
VDDI	I	Power supply for I/O system.	VDDI
AGND	I	System ground for analog system and booster circuit.	GND
DGND	I	System ground for I/O system and digital system.	GND

6.2 Interface logic pin

Name	I/O			Description	Connect pin	
		-8080/680	00 MCU	interface mode select.		
Deo	ı	-P68='1',	-P68='1', select 6800 MCU parallel interface.			
P68	I	-P68='0',	select 8	080 MCU parallel interface.	DGND/VDDI	
		-If not use	ed, pleas	se fix this pin at DGND level.		
		MCU Para	allel inte	rface bus and Serial interface select		
IM2	I	IM2='1', F	Parallel i	nterface	DGND/VDDI	
		IM2='0', S	Serial int	erface		
		- MCU pa	rallel int	erface type selection		
		-If not use	ed, pleas	se fix this pin at VDDI or DGND level.		
		IM1	IM0	Parallel interface		
IM1,IM0	ı	0	0	MCU 8-bit parallel	DGND/VDDI	
,		0	1	MCU 16-bit parallel		
		1	0	MCU 9-bit parallel		
		1	1	MCU 18-bit parallel		
		- SPI4W=	'0', 3-lin	e SPI enable.		
SPI4W	ı	- SPI4W=	'1', 4-lin	e SPI enable.	DGND/VDDI	
		-If not used, please fix this pin at DGND level.		se fix this pin at DGND level.		
		-This sign	al will re	eset the device and it must be applied to properly		
RESX	I	initialize tl	he chip.		MCU	
		-Signal is	active lo	ow.		
CSX	ı	-Chip sele	ection pi	n	MCU	
	ı	-Low enal	ole.		IVICO	
		-Display o	lata/com	nmand selection pin in MCU interface.		
D/CX		-D/CX='1'	: display	data or parameter.		
(SCL)	1	-D/CX='0'	: comma	and data.	MCU	
(002)		-In serial i	nterface	e, this is used as SCL.		
		-If not use	d, pleas	se fix this pin at VDDI or DGND level.		
RDX	ı	-Read en	able in 8	080 MCU parallel interface.	MCU	
NDA	ı	-If not use	ed, pleas	se fix this pin at VDDI or DGND level.	IVICO	

ST7735R

WRX (D/CX)	I	-Write enable in MCU parallel interfaceIn 4-line SPI, this pin is used as D/CX (data/ command selection).	MCU
		 -If not used, please fix this pin at VDDI or DGND level. -D[17:0] are used as MCU parallel interface data bus. -D0 is the serial input/output signal in serial interface mode. 	
D[17:0] I/O		-In serial interface, D[17:1] are not used and should be fixed at VDDI or DGND level.	MCU
TE	0	-Tearing effect output pin to synchronies MCU to frame rate, activated by S/W commandIf not used, please open this pin.	MCU
OSC	0	-Monitoring pin of internal oscillator clock and is turned ON/OFF by S/W commandWhen this pin is inactive (function OFF), this pin is DGND levelIf not used, please open this pin.	-

Note1. When in parallel mode, no use data pin must be connected to "1" or "0".

Note2. When CSX="1", there is no influence to the parallel and serial interface.

6.3 Mode selection pin

Name	I/O	Description	Connect pin
		-During normal operation, please open this pin.	
		EXTC Enable/disable modification of extend	command
EXTC	I	0 Normal operation mode	Open
		1 Use NVM command set	
		-Panel resolution selection pins.	
GM1, GM0	ī	G G M M Selection of panel resolution 1 0 0 0 132RGB x 162 (S1~S396 & G1~G1) 1 1 128RGB x 160 (S7~S390 & G2~G1)	VDDI/DGND 62 output)
		-RGB direction select H/W pin for color filter setting.	
		SRGB RGB arrangement	
SRGB	I	0 S1, S2, S3 filter order = 'R', 'G	', 'B' VDDI/DGND
		1 S1, S2, S3 filter order = 'B', 'G	', ' R '
		-Module source output direction H/W selection pin.	
	I	SMX Scanning direction of source o	utput
SMX		GM= '00' GM	= '11' VDDI/DGND
		0 S1 -> S396 S7 -	> S390
		1 S396 -> S1 S39) -> S7
		-Module Gate output direction H/W selection pin.	
		SMY Scanning direction of gate ou	put
SMY	I	GM= '00' GN	= '11' VDDI/DGND
		0 G1 -> G162 G2 -	> G161
		1 G162 -> G1 G16	1 -> G2
		-Liquid crystal (LC) type selection pins.	
		LCM Selection of LC type	
LCM	I	0 Normally white LC type	VDDI/DGND
		1 Normally black LC type	
		-Gamma curve selection pin.	
		GS Selection of gamma curve	
GS	I	0 GC0=1.0, GC1=2.5, GC2=2.2, G	C3=1.8 VDDI/DGND
		1 GC0=2.2, GC1=1.8, GC2=2.5, G	C3=1.0

ST7735R

VPP	I	When writing	When writing NVM, it needs external power supply voltage (7.5V).			
			Input pin to select horizontal line number in TE signal. This pin is only for GM[1:0]='00' mode			
TESEL	ı	TESEL	Selection of gamma curve	VDDI/DGND		
	-	0	TE output 162 lines			
		1	TE output 160 lines			

6.4 Driver output pins

Name	I/O	Description	Connect pin
S1 to S396	0	- Source driver output pins.	-
G1 to G162	0	- Gate driver output pins.	-
AVDD	0	Power pin for analog circuits. Connect a capacitor for stabilization.	Capacitor
AVCL	0	- A power supply pin for generating GVCL Connect a capacitor for stabilization.	Capacitor
VGH	0	- Power output pin for gate driver	
VGL	0	- Power output (Negative) pin for gate driver	
GVDD	0	 - A power output of grayscale voltage generator. - When internal GVDD generator is not used, connect an external power supply (AVDD-0.5V) to this pin. 	
GVCL	0	 - A power output(Negative) of grayscale voltage generator. - When internal GVCL generator is not used, connect an external power supply (AVCL+0.5V) to this pin. 	-
VCOM	0	- A power supply for the TFT-LCD common electrode.	Common electrode
VCC	0	- Monitoring pin of internal digital reference voltage Please open these pins.	
VDDIO	0	- VDDI voltage output level for monitoring.	-
DGNDO	0	- DGND voltage output level for monitoring.	-



6.5 Test pins

Name	I/O	Description	Connect pin
TEST2P	1	-These test pins for Driver vender test used.	DGND
TEST1P	•	-Please connect these pins to DGND.	DGND
TESTOP[8]			
TESTOP[7]			
TESTOP[6]			
TESTOP[5]	0	-These test pins for Driver vender test used.	Open
TESTOP[4]		-Please open these pins.	Open
TESTOP[3]			
TESTOP[2]			
TESTOP[1]			
		-These pins are dummy (have no function inside).	
Dummy	-	-Can allow signal traces pass through these pads on TFT glass.	Open
		-Please open these pins.	



7 Driver electrical characteristics

7.1 Absolute operation range

Item	Symbol	Rating	Unit
Supply voltage	VDD	- 0.3 ~ +4.6	V
Supply voltage (Logic)	VDDI	- 0.3 ~ +4.6	V
Supply voltage (Digital)	VCC	-0.3 ~ +1.95	V
Driver supply voltage	VGH-VGL	-0.3 ~ +30.0	V
Logic input voltage range	VIN	0.3 ~ VDDI + 0.3	V
Logic output voltage range	VO	0.3 ~ VDDI + 0.3	V
Operating temperature range	TOPR	-30 ~ +85	$^{\circ}$ C
Storage temperature range	TSTG	-40 ~ +125	$^{\circ}\!\mathbb{C}$

Note: If one of the above items is exceeded its maximum limitation momentarily, the quality of the product may be degraded. Absolute maximum limitation, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the recommend range.



7.2 DC characteristic

Parameter	Symbo	Condition	S	pecificat	Uni	Related	
Parameter	ı	Condition	Min	Тур	Max	t	Pins
System voltage	VDD	Operating voltage	2.3	2.75	4.8	V	
Interface operation voltage	VDDI	I/O supply voltage	1.65	1.8	3.7	V	
Gate driver high voltage	VGH		10		15	V	
Gate driver low voltage	VGL		-12.4		-7.5	V	
Gate driver supply voltage		VGH-VGL	17.5		27.5	V	
		Input / Ou	tput				
Logic-high input voltage	VIH		0.7VDDI		VDDI	V	Note 1
Logic-low input voltage	VIL		VSS		0.3VDDI	V	Note 1
Logic-high output voltage	VOH	IOH = -1.0mA	0.8VDDI		VDDI	V	Note 1
Logic-low output voltage	VOL	IOL = +1.0mA	VSS		0.2VDDI	V	Note 1
Logic-high input current	IIH	VIN = VDDI			1	uA	Note 1
Logic-low input current	IIL	VIN = VSS	-1			uA	Note 1
Input leakage current	IIL	IOH = -1.0mA	-0.1		+0.1	uA	Note 1
		VCOM vol	tage				
VCOM amplitude	VCOM		-2		-0.425	V	
		Source dr	iver				
Source output range	Vsout		0.1		GVDD	V	
Gamma reference voltage	GVDD		3.0		5.0	V	
Source output settling time	Tr	Below with 99% precision			20	us	Note 2
Output offset voltage	Voffset				35	mV	Note 3

Notes:

^{1.} TA= -30 to 85 \mathcal{C} .

^{2.} Source channel loading= $2K\Omega+12pF$ /channel, Gate channel loading= $5K\Omega+40pF$ /channel.

^{3.} The Max. value is between measured point of source output and gamma setting value.



7.3 Power consumption

Ta=25°C , Frame rate = 60Hz, the registers setting are IC default setting.

		Current consumption					
Operation mode	Image	Тур	ical	Maximum			
Operation mode	illiage	IDDI	IDD	IDDI	IDD		
		(mA)	(mA)	(mA)	(mA)		
Normal mode	Note 1	TBD	TBD	TBD	TBD		
Normal mode	Note 2	TBD	TBD	TBD	TBD		
Dartial Lidla made (40 lines)	Note 1	TBD	TBD	TBD	TBD		
Partial + Idle mode (40 lines)	Note 2	TBD	TBD	TBD	TBD		
Sleep-in mode	N/A	TBD	TBD	TBD	TBD		

Notes:

- 1. All pixels black.
- 2. All pixels white.
- 3. The Current Consumption is DC characteristics of ST7735R.
- 4. Typical: VDDI=1.8V, VDD=2.75V; Maximum: VDDI=1.65 to 3.7V, VDD=2.3 to 4.8V

8 Timing chart

8.1 Parallel interface characteristics: 18, 16, 9 or 8-bit bus (8080 series MCU interface)





Figure 8.1.1 Parallel interface timing characteristics (8080 series MCU interface)

Ta=25 $^{\circ}$ C, VDDI=1.65~3.7V, VDD=2.3~4.8V

Signal	Symbol	Parameter	Min	Max	Unit	Description		
D/CX	TAST	Address setup time	10		ns			
DICX	TAHT	Address hold time (Write/Read)	10		ns	-		
	TCHW	Chip select "H" pulse width	0		ns			
	TCS	Chip select setup time (Write)	15		ns			
CSX	TRCS	Chip select setup time (Read ID)	45		ns	_		
CSA	TRCSFM	Chip select setup time (Read FM)	355		ns	_		
	TCSF	Chip select wait time (Write/Read)	10		ns			
	TCSH	Chip select hold time	10		ns			
	TWC	Write cycle	66		ns			
WRX	TWRH	Control pulse "H" duration	15		ns			
	TWRL	Control pulse "L" duration	15		ns			
	TRC	Read cycle (ID)	160		ns			
RDX (ID)	TRDH	Control pulse "H" duration (ID)	90		ns	When read ID data		
	TRDL	Control pulse "L" duration (ID)	45		ns			
	TRCFM	Read cycle (FM)	450		ns	When read from frame		
RDX (FM)	TRDHFM	Control pulse "H" duration (FM)	90		ns	memory		
	TRDLFM	Control pulse "L" duration (FM)	355		ns	memory		
	TDST	Data setup time	10		ns			
	TDHT	Data hold time			ns			
D[17:0]	TRAT	TRAT Read access time (ID)			ns	For CL=30pF		
	TRATFM	Read access time (FM)		340	ns			
	TODH	Output disable time	20	80	ns			

Table 8.1.1 8080 parallel Interface Characteristics





8.1.2 Rising and falling timing for input and output signal




Figure 8.1.3 Chip selection (CSX) timing




Figure 8.1.4 Write-to-read and read-to-write timing

8.2 Parallel interface characteristics: 18, 16, 9 or 8-bit bus (6800 series MCU interface)




Figure 8.2.1Parallel interface timing characteristics (6800-series MCU interface)

Ta=25 $\,^{\circ}$ C, VDDI=1.65~3.7V, VDD=2.3~4.8V

Signal	Symbol	Parameter	Min	Max	Unit	Description	
D/CX	T _{AST}	Address setup time	10		ns		
D/CX	T _{AHT}	Address hold time (Write/Read)	10		ns] ⁻	
	T _{CHW}	Chip select "H" pulse width	0		ns		
	T _{CS}	Chip select setup time (Write)	15		ns		
CSX	T _{RCS}	Chip select setup time (Read ID)	45		ns		
CSA	T _{RCSFM}	Chip select setup time (Read FM)	355		ns] -	
	T _{CSF}	Chip select wait time (Write/Read)	10		ns		
	T _{CSH}	Chip select hold time	10		ns		
	T _{WC}	Write cycle	66		ns		
WRX	T _{WRH}	Control pulse "H" duration	15		ns		
	T _{WRL}	Control pulse "L" duration	15		ns		
	T _{RC}	Read cycle (ID)	160		ns		
RDX (ID)	T _{RDH}	Control pulse "H" duration (ID)	90		ns	When read ID data	
	T _{RDL}	Control pulse "L" duration (ID)	45		ns		
	T _{RCFM}	Read cycle (FM)	450		ns	When read from frame	
RDX (FM)	T _{RDHFM}	Control pulse "H" duration (FM)	90		ns		
	T _{RDLFM}				ns	memory	
	T _{DST}	Data setup time	10		ns	For maximum CL=30pF For minimum CL=8pF	
D[17:0]	T _{DHT}	Data hold time	10		ns		
	T _{ODH}	Output disable time	20	80	ns	T OF HIRMINGHI CL=OPF	

Table 8.2.1 6800 parallel Interface Characteristics

8.3 Serial interface characteristics (3-line serial)




Figure 8.3.1 3-line serial interface timing

Ta=25 $^{\circ}$ C, VDDI=1.65~3.7V, VDD=2.3~4.8V

Signal	Symbol	Parameter	Min	Max	Unit	Description
	TCSS	Chip select setup time (write)	15		ns	
	TCSH	Chip select hold time (write)	15		ns	
CSX	TCSS	Chip select setup time (read)	60		ns	
	TSCC	Chip select hold time (read)	65		ns	
	TCHW	Chip select "H" pulse width	40		ns	
	TSCYCW	Serial clock cycle (Write)	66		ns	
	TSHW	SCL "H" pulse width (Write)	15		ns	
SCL	TSLW	SCL "L" pulse width (Write)	15		ns	
SCL	TSCYCR	Serial clock cycle (Read)	150		ns	
	TSHR	SCL "H" pulse width (Read)	60		ns	
	TSLR	SCL "L" pulse width (Read)	60		ns	
004	TSDS	Data setup time	10		ns	
SDA	TSDH	Data hold time	10		ns	For maximum CL=30pF
(DIN) (DOUT)	TACC	Access time	10	50	ns	For minimum CL=8pF
(DOOT)	TOH	Output disable time	15	50	ns	

Table 8.3.1 3-line Serial Interface Characteristics

8.4 Serial interface characteristics (4-line serial)




Figure 8.4.1 4-line serial interface timing Ta=25 $^{\circ}$ C, VDDI=1.65~3.7V, VDD=2.3~4.8V

Signal	Symbol	Parameter	MIN	MAX	Unit	Description		
	TCSS	Chip select setup time (write)	45		ns			
	TCSH	Chip select hold time (write)	45		ns			
CSX	TCSS	Chip select setup time (read)	60		ns			
	TSCC	Chip select hold time (read)	65		ns			
	TCHW	Chip select "H" pulse width	40		ns	1		
	TSCYCW	Serial clock cycle (Write)	66		ns	wwite common d 0 date		
	TSHW	SCL "H" pulse width (Write)	15		ns	-write command & data ram		
SCL	TSLW	SCL "L" pulse width (Write)	15		ns	- Talli		
SCL	TSCYCR	Serial clock cycle (Read)	150		ns	-read command & data		
	TSHR	SCL "H" pulse width (Read)	60		ns			
	TSLR	SCL "L" pulse width (Read)	60		ns	- ram		
D/CX	TDCS	D/CX setup time	10		ns			
D/CX	TDCH	D/CX hold time	10		ns	1		
CDA	TSDS	Data setup time	10		ns			
SDA (DIN)	TSDH	Data hold time	10		ns	For maximum CL=30pF		
(DIN) (DOUT)	TACC	Access time	10	50	ns	For minimum CL=8pF		
(DOUT)	TOH	Output disable time	15	50	ns]		

Table 8.4.1 4-line Serial Interface Characteristics

9 Function description

9.1 Interface type selection

The selection of given interfaces are done by setting IM2, IM1, and IM0 pins as shown in following table.

P68	IM2	IM1	IM0	Interface	Read back selection
-	0	-	-	3-line serial interface	Via the read instruction
0	1	0	0	8080 MCU 8-bit parallel	RDX strobe (8-bit read data and 8-bit read parameter)
0	1	0	1	8080 MCU 16-bit parallel	RDX strobe (16-bit read data and 8-bit read parameter)
0	1	1	0	8080 MCU 9-bit parallel	RDX strobe (9-bit read data and 8-bit read parameter)
0	1	1	1	8080 MCU 18-bit parallel	RDX strobe (18-bit read data and 8-bit read parameter)
-	0	-	-	3-line serial interface	Via the read instruction
1	1	0	0	6800 MCU 8-bit parallel	E strobe (8-bit read data and 8-bit read parameter)
1	1	0	1	6800 MCU 16-bit parallel	E strobe (16-bit read data and 8-bit read parameter)
1	1	1	0	6800 MCU 9-bit parallel	E strobe (9-bit read data and 8-bit read parameter)
1	1	1	1	6800 MCU 18-bit parallel	E strobe (18-bit read data and 8-bit read parameter)

Table 9.1.1 Selection of MCU interface

P68	IM2	IM1	IMO	Interface	RDX	WRX	D/CX	Read back selection
-	0	-	-	3-line serial interface	Note1	Note1	SCL	D[17:1]: unused, D0: SDA
0	1	0	0	8080 8-bit parallel	RDX	WRX	D/CX	D[17:8]: unused, D7-D0: 8-bit data
0	1	0	1	8080 16-bit parallel	RDX	WRX	D/CX	D[17:16]: unused, D15-D0: 16-bit data
0	1	1	0	8080 9-bit parallel	RDX	WRX	D/CX	D[17:9]: unused, D8-D0: 9-bit data
0	1	1	1	8080 18-bit parallel	RDX	WRX	D/CX	D17-D0: 18-bit data
-	0	-	-	3-line serial interface	Note1	D/CX	SCL	D[17:1]: unused, D0: SDA
1	1	0	0	6800 8-bit parallel	Е	WRX	RS	D[17:8]: unused, D7-D0: 8-bit data
1	1	0	1	6800 16-bit parallel	E	WRX	RS	D[17:16]: unused, D15-D0: 16-bit data
1	1	1	0	6800 9-bit parallel	Е	WRX	RS	D[17:9]: unused, D8-D0: 9-bit data
1	1	1	1	6800 18-bit parallel	Е	WRX	RS	D17-D0: 18-bit data

Table 9.1.2 Pin connection according to various MCU interface

Note: Unused pins can be open, or connected to DGND or VDDI.



9.2 8080-series MCU parallel interface (P68 = '0')

The MCU can use one of following interfaces: 11-lines with 8-data parallel interface, 12-lines with 9-data parallel interface, 19-line with 16-data parallel interface or 21-lines with 18-data parallel interface. The chip-select CSX (active low) enables/disables the parallel interface. RESX (active low) is an external reset signal. WRX is the parallel data write enable, RDX is the parallel data read enable and D[17:0] is parallel data bus.

The LCD driver reads the data at the rising edge of WRX signal. The D/CX is the data/command flag. When D/CX='1', D[17:0] bits is either display data or command parameter. When D/C='0', D[17:0] bits is command. The interface functions of 8080-series parallel interface are given in following table.

IM2	IM1	IMO	Interface	D/CX	RDX	WRX	Read back selection
				0	1	↑	Write 8-bit command (D7 to D0)
1	0	0	8-bit	1	1	↑	Write 8-bit display data or 8-bit parameter (D7 to D0)
1	0	0	parallel	1	↑	1	Read 8-bit display data (D7 to D0)
				1	↑	1	Read 8-bit parameter or status (D7 to D0)
				0	1	↑	Write 8-bit command (D7 to D0)
4	0	,	16-bit	1	1	↑	Write 16-bit display data or 8-bit parameter (D15 to D0)
1	1 0 1	parallel	1	↑	1	Read 16-bit display data (D15 to D0)	
					↑	1	Read 8-bit parameter or status (D7 to D0)
				0	1	↑	Write 8-bit command (D7 to D0)
4	,	0	9-bit	1	1	↑	Write 9-bit display data or 8-bit parameter (D8 to D0)
1	1	0	parallel	1	↑	1	Read 9-bit display data (D8 to D0)
				1	↑	1	Read 8-bit parameter or status (D7 to D0)
				0	1	↑	Write 8-bit command (D7 to D0)
	,	,	18-bit	1	1	↑	Write 18-bit display data or 8-bit parameter (D17 to D0)
1	1	1	parallel	1	↑	1	Read 18-bit display data (D17 to D0)
				1	1	1	Read 8-bit parameter or status (D7 to D0)

Table 9.2.1 the function of 8080-series parallel interface

Note: applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh

9.2.1 Write cycle sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (WRX high-low-high sequence) consists of 3 control signals (D/CX, RDX, WRX) and data signals (D[17:0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (='0') and vice versa it is data (='1').




Figure 9.2.1 8080-series WRX protocol

Note: WRX is an unsynchronized signal (It can be stopped).




Figure 9.2.2 8080-series parallel bus protocol, write to register or display RAM



9.2.2 Read cycle sequence

The read cycle (RDX high-low-high sequence) means that the host reads information from LCD driver via interface. The driver sends data (D[17:0]) to the host when there is a falling edge of RDX and the host reads data when there is a rising edge of RDX.




Figure 9.2.3 8080-series RDX protocol

Note: RDX is an unsynchronized signal (It can be stopped).




Figure 9.2.4 8080-series parallel bus protocol, read data from register or display RAM

9.3 6800-series MCU parallel interface (P68 = '1')

The MCU uses one of following interface: 11-lines with 8-data parallel interface, 12-lines with 9-data parallel interface, 19-lines with 16-data parallel interface, or 21-lines with 18-data parallel interface. The chip-select CSX(active low) enables and disables the parallel interface. RESX (active low) is an external reset signal. The R/WX is the Read/Write flag and D[17:0] is parallel data bus.

The LCD driver reads the data at the falling edge of E signal when R/WX= '1' and Writes the data at the falling of the E signal when R/WX='0'. The D/CX is the data/command flag. When D/CX='1', D[17:0] bits are display RAM data or command parameters. When D/C= '0', D[17:0] bits are commands.

The 6800-series bi-directional interface can be used for communication between the micro controller and LCD driver. The selection of this interface is done when P68 pin is high state (VDDI). Interface bus width can be selected with IM2, IM1 and IM0. The interface functions of 6800-series parallel interface are given in Table 8.1.1.

P68	IM2	IM1	IM0	Interface	D/CX	R/WX	E	Function			
					0	0	\downarrow	Write 8-bit command (D7 to D0)			
1	1	0	0	8-bit Parallel	1	0	\downarrow	Write 8-bit display data or 8-bit parameter (D7 to D0)			
[ļ'		٢		1	1	\downarrow	Read 8-bit Display data (D7 to D0)			
					1	1	\downarrow	Read 8-bit parameter or status (D7 to D0)			
					0	0	\downarrow	Write 8-bit command (D7 to D0)			
1	1	0	1	1	4	16-bit Parallel	16 hit Darollol	1	0	\downarrow	Write 16-bit display data or 8-bit parameter (D15 to D0)
	1		10-bit i arailei	1	1	\downarrow	Read 16-bit Display data (D15 to D0)				
			1	1	\downarrow	Read 8-bit parameter or status (D7 to D0)					
					0	0	\downarrow	Write 8-bit command (D7 to D0)			
1	1	1	0	9-bit Parallel	1	0	\downarrow	Write 9-bit display data or 8-bit parameter (D8 to D0)			
	1	'	٥	9-bit Farallel	1	1	\downarrow	Read 9-bit Display data (D8 to D0)			
					1	1	\downarrow	Read 8-bit parameter or status (D7 to D0)			
					0	0	\downarrow	Write 8-bit command (D7 to D0)			
1	1	1	1	18-bit Parallel	1	0	\downarrow	Write 18-bit display data or 8-bit parameter (D17 to D0)			
[' ' '	[10-bit i arallei	1	1	\downarrow	Read 18-bit Display data (D17 to D0)				
				1	1	\downarrow	Read 8-bit parameter or status (D7 to D0)				

Table 9.3.1 The function of 6800-series parallel interface

Note: applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh.

9.3.1 Write cycle sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (E low-high-low sequence) consists of 3 control signals (D/CX, E, R/WX) and data signals (D[17:0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (='0') and vice versa it is data (='1').




Figure 9.3.1 6800-Series Write Protocol

Note: E is an unsynchronized signal (It can be stopped)




Figure 9.3.2 6800-series parallel bus protocol, write to register or display RAM

9.3.2 9.3.2 Read cycle sequence

The read cycle (E low-high-low sequence) means that the host reads information from LCD driver via interface. The driver sends data (D[17:0]) to the host when there is a rising edge of E and the host reads data when there is a falling edge of E.




Figure 9.3.3 6800-series read protocol

Note: E is an unsynchronized signal (It can be stopped)




Figure 9.3.4 6800-series parallel bus protocol, read data form register or display RAM



9.4 Serial interface

The selection of this interface is done by IM2. See the Table 9.4.1.

IM2	4WSPI	Interface	Read back selection
0	0	3-line serial interface	Via the read instruction (8-bit, 24-bit and 32-bit read parameter)
0	1	4-line serial interface	Via the read instruction (8-bit, 24-bit and 32-bit read parameter)

Table 9.4.2 Selection of serial interface

The serial interface is either 3-lines/9-bits or 4-lines/8-bts bi-directional interface for communication between the micro controller and the LCD driver. The 3-lines serial interface use: CSX (chip enable), SCL (serial clock) and SDA (serial data input/output), and the 4-lines serial interface use: CSX (chip enable), D/CX (data/ command flag), SCL (serial clock) and SDA (serial data input/output). Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.

9.4.1 Command Write Mode

The write mode of the interface means the micro controller writes commands and data to the LCD driver. 3-lines serial data packet contains a control bit D/CX and a transmission byte. In 4-lines serial interface, data packet contains just transmission byte and control bit D/CX is transferred by the D/CX pin. If D/CX is "low", the transmission byte is interpreted as a command byte. If D/CX is "high", the transmission byte is stored in the display data RAM (memory write command), or command register as parameter.

Any instruction can be sent in any order to the driver. The MSB is transmitted first. The serial interface is initialized when CSX is high. In this state, SCL clock pulse or SDA data have no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission.




Figure 9.4.1 Serial interface data stream format

When CSX is "high", SCL clock is ignored. During the high period of CSX the serial interface is initialized. At the falling edge of CSX, SCL can be high or low (see Figure 9.4.2). SDA is sampled at the rising edge of SCL. D/CX indicates whether the byte is command (D/CX='0') or parameter/RAM data (D/CX='1'). D/CX is sampled when first rising edge of SCL (3-lines serial interface) or 8th rising edge of SCL (4-lines serial interface). If CSX stays low after the last bit of command/data byte, the serial interface expects the D/CX bit (3-lines serial interface) or D7 (4-lines serial interface) of the next byte at the next rising edge of SCL..




Figure 9.4.3 3-line serial interface write protocol (write to register with control bit in transmission)




Figure 9.4.4 4-line serial interface write protocol (write to register with control bit in transmission)

9.4.2 Read Functions


The read mode of the interface means that the micro controller reads register value from the driver. To achieve read function, the micro controller first has to send a command (read ID or register command) and then the following byte is transmitted in the opposite direction. After that CSX is required to go to high before a new command is send (see the below figure). The driver samples the SDA (input data) at rising edge of SCL, but shifts SDA (output data) at the falling edge of SCL. Thus the micro controller is supported to read at the rising edge of SCL.

After the read status command has been sent, the SDA line must be set to tri-state no later than at the falling edge of SCL of the last bit.




9.4.3 3-line serial protocol

3-line serial protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command: 8-bit read):



3-line serial protocol (for RDDID command: 24-bit read)



3-line Serial Protocol (for RDDST command: 32-bit read)





Figure 9.4.5 3-line serial interface read protocol

:




9.4.4 4-line serial protocol

4-line serial protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command: 8-bit read):



4-line serial protocol (for RDDID command: 24-bit read)



4-line Serial Protocol (for RDDST command: 32-bit read)




Figure 9.4.6 4-line serial interface read protocol

9.5 Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select line (CSX) is next activated after RESX have been HIGH state. See the following example




Figure 9.5.1 Serial bus protocol, write mode - interrupted by RESX

If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CSX) is next activated. See the following example




Figure 9.5.2 Serial bus protocol, write mode - interrupted by CSX

If 1, 2 or more parameter commands are being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than re-transmitting the parameter that was interrupted, then the parameters that were successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.




Figure 9.5.3 Write interrupts recovery (serial interface)

If a 2 or more parameter commands are being sent and a break occurs by the other command before the last one is sent, then the parameters that were successfully sent are stored and the other parameter of that command remains previous value.




Figure 9.5.4 Write interrupts recovery (both serial and parallel Interface)



9.6 Data transfer pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select line is released after a whole byte of a frame memory data or multiple parameter data has been completed, then driver will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select Line is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters (if appropriate) or a new command when the chip select line is next enabled as shown below.

This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter

9.6.1 Serial interface pause




Figure 9.6.1 Serial interface pause protocol (pause by CSX)

9.6.2 Parallel interface pause




Figure 9.6.2 Parallel bus pause protocol (paused by CSX)




9.7 Data Transfer Modes

The module has three kinds color modes for transferring data to the display RAM. These are 12-bit color per pixel, 16-bit color per pixel and 18-bit color per pixel. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

9.7.1 Method 1


The image data is sent to the frame memory in successive frame writes, each time the frame memory is filled, the frame memory pointer is reset to the start point and the next frame is written.



9.7.2 Method 2

The image data is sent and at the end of each frame memory download, a command is sent to stop frame memory write. Then start memory write command is sent, and a new frame is downloaded.

Start



Note 1: These apply to all data transfer Color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.




9.8 Data Color Coding

9.8.1 8-bit Parallel Interface (IM2, IM1, IM0= "100")

Different display data formats are available for three Colors depth supported by listed below.

- 4k colors, RGB 4,4,4-bit input.
- 65k colors, RGB 5,6,5-bit input.
- 262k colors, RGB 6,6,6-bit input.

9.8.2 8-bit data bus for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH= "03h"




Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-time transfer is used to transmit 1 pixel data with the 12-bit color depth information.



9.8.3 8-bit data bus for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3AH= "05h"

There is 1 pixel (3 sub-pixels) per 2-byte




Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green and MSB=Bit 4, LSB=Bit 0 for Red and Blue data.

Note 2: 2-times transfer is used to transmit 1 pixel data with the 16-bit color depth information.



9.8.4 8-bit data bus for 18-bit/pixel (RGB 6-6-6-bit input), 262K-Colors, 3AH= "06h"

There is 1 pixel (3 sub-pixels) per 3-bytes.



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bit color depth information.


9.8.5 16-Bit Parallel Interface (IM2,IM1, IM0= "101")

Different display data formats are available for three colors depth supported by listed below.

- 4k colors, RGB 4,4,4-bit input
- 65k colors, RGB 5,6,5-bit input
- 262k colors, RGB 6,6,6-bit input

9.8.6 16-bit data bus for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH= "03h"


There is 1 pixel (3 sub-pixels) per 1 byte



Note 1: The data order is as follows, MSB=D11, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data. Note 2: 1-times transfer (D11 to D0) is used to transmit 1 pixel data with the 12-bit color depth information.

9.8.7 16-bit data bus for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3AH= "05h"

There is 1 pixel (3 sub-pixels) per 1 byte




Note 1: The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, and MSB=Bit 4, LSB=Bit 0 for Red and Blue data.

Note 2: 1-times transfer (D15 to D0) is used to transmit 1 pixel data with the 16-bit color depth information.



9.8.8 16-bit data bus for 18-bit/pixel (RGB 6-6-6-bit input), 262K-Colors, 3AH= "06h"

There are 2 pixels (6 sub-pixels) per 3 bytes



Note 1: The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bits 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bit color depth information.




9.8.9 9-Bit Parallel Interface (IM2, IM1, IM0="110")

Different display data formats are available for three colors depth supported by listed below. -262k colors, RGB 6,6,6-bit input

9.8.10 Write 9-bit data for RGB 6-6-6-bit input (262k-color)

There is 1 pixel (6 sub-pixels) per 3 bytes



Note 1: The data order is as follows, MSB=D8, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bit color depth information.

9.8.11 18-Bit Parallel Interface (IM2, IM1, IM0="111")

Different display data formats are available for three colors depth supported by listed below.


- 4k colors, RGB 4,4,4-bit input
- 65k colors, RGB 5,6,5-bit input
- 262k colors, RGB 6,6,6-bit input.

9.8.12 18-bit data bus for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH="03h" There is 1 pixel (3 sub-pixels) per 1 byte "1" RESX "111' IM[2:0] csx D/CX WRX RDX 8080-series control pins D17 D16 D15 D14 D13 D12 D11 R1, Bit 3 R2, Bit 3 R3, Bit 3 R4, Bit 3 D10 R1, Bit 2 R2, Bit 2 R3, Bit 2 R4, Bit 2 D9 R1, Bit 1 R2, Bit 1 R3, Bit 1 R4, Bit 1 D8 R1, Bit 0 R2, Bit 0 R3, Bit 0 R4, Bit 0 D7 G1, Bit 3 G2, Bit 3 G3, Bit 3 G4, Bit 3 D6 0 G1, Bit 2 G2, Bit 2 G3, Bit 2 G4, Bit 2 D5 G1, Bit 1 G2, Bit 1 G3, Bit 1 G4, Bit 1 D4 0 G2, Bit 0 G3, Bit 0 G1, Bit 0 G4, Bit 0 D3 D2 B1, Bit 2 B2, Bit 2 B3, Bit 2 B4, Bit 2 D1 D0 B1, Bit 0 B2, Bit 0 B3, Bit 0 B4, Bit 0 Pixel n Pixel n+3 Pixel n+1 Pixel n+2 12 bits 12 bits Look-Up Table for 4096 Color data mapping (12 bits to 18 bits) 18 bits Frame memory G1 В1 R2 G2 В2 R3 G3 ВЗ

Note 1: The data order is as follows, MSB=D11, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data. Note 2: 1-times transfer is used to transmit 1 pixel data with the 12-bit color depth information.


9.8.13 18-bit data bus for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3AH="05h"

There is 1 pixel (3 sub-pixels) per 1 byte



Note 1: The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, and MSB=Bit 4, LSB=Bit 0 for Red and Blue data.

Note 2: 1-time transfer is used to transmit 1 pixel data with the 16-bit color depth information.



Note 1: The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Read, Green and Blue data.


Note 2: 1-times transfer (D17o D0) is used to transmit 1 pixel data with the 18-bit color depth information.



9.8.15 3-line serial Interface

Different display data formats are available for three colors depth supported by the LCM listed below. 4k colors, RGB 4-4-4-bit input 65k colors, RGB 5-6-5-bit input 262k colors, RGB 6-6-6-bit input


9.8.16 Write data for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH="03h"



- Note 1: Pixel data with the 12-bit color depth information
- Note 2: The most significant bits are: Rx3, Gx3 and Bx3
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0




9.8.17 Write data for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3AH="05h"



Note 1: Pixel data with the 16-bit color depth information Note 2: The most significant bits are: Rx4, Gx5 and Bx4



9.8.18 Write data for 18-bit/pixel (RGB 6-6-6-bit input), 262K-Colors, 3AH="06h"



Note 1: Pixel data with the 18-bit color depth information

Note 2: The most significant bits are: Rx5, Gx5 and Bx5


Note 3: The least significant bits are: Rx0, Gx0 and Bx0



9.8.19 4-line serial Interface

Different display data formats are available for three colors depth supported by the LCM listed below. 4k colors, RGB 4-4-4-bit input 65k colors, RGB 5-6-5-bit input 262k colors, RGB 6-6-6-bit input


9.8.20 Write data for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH="03h"




Note 1. pixel data with the 12-bit color depth information

Note 2. The most significant bits are: Rx3, Gx3 and Bx3


Note 3. The least significant bits are: Rx0, Gx0 and Bx0





- Note 1. pixel data with the 16-bit color depth information
- Note 2. The most significant bits are: Rx4, Gx5 and Bx4
- Note 3. The least significant bits are: Rx0, Gx0 and Bx0

9.8.22 Write data for 18-bit/pixel (RGB 6-6-6-bit input), 262K-Colors, 3AH="06h"



- Note 1. pixel data with the 18-bit color depth information
- Note 2. The most significant bits are: Rx5, Gx5 and Bx5
- Note 3. The least significant bits are: Rx0, Gx0 and Bx0



9.9 Display Data RAM

9.9.1 Configuration (GM[1:0] = "00")

The display module has an integrated 132x162x18-bit graphic type static RAM. This 384,912-bit memory allows storing on-chip a 132xRGBx162 image with an 18-bpp resolution (262K-color). There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.




Figure 9.9.1 Display data RAM organization



9.9.2 Memory to Display Address Mapping

9.9.3 When using 128RGB x 160 resolution (GM[1:0] = "11", SMX=SMY=SRGB= '0')

				Pixel 1			Pixel 2	2		P	ixel 12	27	P	ixel 12	28		
		•	-		•	-		_				•			-	_'	
Gate Out	Sourc	ce Out	S7	S8	S9	S10	S11	S12		S385	S386	S387	S388	S389	S390		
		RA	KGB=0	\	KGB=1	KGB=0	\ \	KGB=1	RGB Order	KGB=0	\	KGB=1	ŘGB=0	\ \	KGB=1	S ML=' 0 '	A ML=' 1 '
2	0	159	R0	G0	В0	R1	G1	B1		R126	G126	B126	R127	G127	B127	0	159
3	1	158														1	158
4	2	157														2	157
5	3	156														3	156
6	4	155														4	155
7	5	154														5	154
8	6	153														6	153
9	7	152														7	152
1	- 1	- 1	-1	-1	-1	- 1	-1	-1	- 1	- 1	-1	- 1	-1	-1	- 1	- 1	- 1
	- 1	ı	- 1	- 1	- 1	- 1	- 1	- 1	1	- 1	- 1	- 1	- 1	- 1		- 1	I
1	- 1	I	- 1	1	1	1	- 1	- 1	1	1	- 1	1	1	- 1		- 1	I
1.5.1	150															150	
154	152	7														152	7
155	153	6														153	6
156	154	5														154	5
157	155 156	3														155	3
158 159	156	2														156 157	2
160	157	1														157	1
161	159	0														159	0
101		MX=' 0 '		0			1				126			127		139	U
	CA	MX=0		127			126				1			0			

Note

RA = Row Address,

CA = Column Address

SA = Scan Address

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

MY = Mirror Y-axis (Row address direction parameter), D7 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command

RGB = Red, Green and Blue pixel position change, D3 parameter of MADCTL command



9.9.4 When using 132RGB x 162 resolution (GM[1:0] = "00", SMX=SMY=SRGB= '0')

	Pixel 1			l		Pixel 2)		P	ixel 13	31	F	Pixel 13	32			
			_		_	-		_				,			-	•	
Gate (Out So	arce Out	S1	S2	S3	S4	S5	S6		S391	S392	S393	S394	S395	S396		
		RA 0 ' MY=' 1 '	RGB=0	\	KGB=1	RGB=0	\	KGB=1	RGB Order	RGB=0	\ \	KGB=1	KGB=0	\	KGB=1	S ML=' 0 '	A ML=' 1 '
1	0	161	R0	G0	В0	R1	G1	B1		R131	G131	B131	R132	G132	B132	0	161
2	1	160														1	160
3	2	159														2	159
4	3	158														3	158
5	4	157														4	157
6	5	156														5	156
7	6	155														6	155
8	7	154														7	154
1	1	- 1	- 1	- 1	-1	- 1	-1	-1	- 1	- 1	-1	-1	- 1	- 1	- 1	- 1	1
1	1	1	- 1	- 1	-1	- 1	- 1	-1	- 1	- 1	-1	-1	- 1	- 1	- 1	- 1	1
1	1	- 1	- 1	1	- 1	- 1	-1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	I
- 1	1	- 1	- 1	1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	I	1
1		1															
155		7														154	7
156		6														155	6
157		5														156	5
158		4														157	4
159		3														158	3
160		2														159	2
161		1														160	1
162	161	0														161	0
	CA	MX=' 0 '		0 131			130				130			131			

Note

RA = Row Address,

CA = Column Address

SA = Scan Address

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

MY = Mirror Y-axis (Row address direction parameter), D7 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command

RGB = Red, Green and Blue pixel position change, D3 parameter of MADCTL command




9.9.5 Normal Display On or Partial Mode On


9.9.6 When using 128RGB x 160 resolution (GM[1:0] = "11")

In this mode, the content of the frame memory within an area where column pointer is 00h to 7Fh and page pointer is 00h to 9Fh is displayed. To display a dot on leftmost top corner, store the dot data at (column pointer, row pointer) = (0, 0).

1). Example for Normal Display On (MX=MY=ML='0', SMX=SMY='0')



2). Example for Partial Display On (PSL[7:0]=04h,PEL[7:0]=9Bh, MX=MV=ML='0', SMX=SMY='0')







9.9.7 When using 132RGB x 162 resolution (GM[1:0] = "00")

In this mode, contents of the frame memory within an area where column pointer is 00h to 83h and page pointer is 00h to A1h is displayed. To display a dot on leftmost top corner, store the dot data at (column pointer, row pointer) = (0, 0)

1). Example for Normal Display On (MX=MY=ML='0', SMX=SMY='0')



2). Example for Partial Display On (PSL[7:0]=04h,PEL[7:0]=9Dh, MX=MV=ML='0',SMX=SMY='0')





9.10 Address Counter

The address counter sets the addresses of the display data RAM for writing and reading.

Data is written pixel-wise into the RAM matrix of DRIVER. The data for one pixel or two pixels is collected (RGB 6-6-6-bit), according to the data formats. As soon as this pixel-data information is complete the "Write access" is activated on the RAM. The locations of RAM are addressed by the address pointers. The address ranges are X=0 to X=131 (83h) and Y=0 to Y=161 (A1h). Addresses outside these ranges are not allowed. Before writing to the RAM, a window must be defined that will be written. The window is programmable via the command registers XS, YS designating the start address and XE, YE designating the end address.

For example the whole display contents will be written, the window is defined by the following values: XS=0 (0h) YS=0 (0h) and XE=127 (83h), YE=161 (A1h).

In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (V=0), the X-address increments after each byte, after the last X-address (X=XE), X wraps around to XS and Y increments to address the next row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS).

For flexibility in handling a wide variety of display architectures, the commands "CASET, RASET and MADCTL" (see section 10 command list), define flags MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Section 9.10 show the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data bust be rewritten to the display RAM.

For each image condition, the controls for the column and row counters apply as section 9.11 below

Condition	Column Counter	Row Counter	
When RAMWR/RAMRD command is accepted	Return to	Return to	
when Kawwk/Kawkb command is accepted	"Start Column (XS)"	"Start Row (YS)"	
Complete Pixel Read / Write action	Increment by 1	No change	
The Column country value is larger than "Ford Column (VF)"	Return to	la avana ant h 4	
The Column counter value is larger than "End Column (XE)"	"Start Column (XS)"	Increment by 1	
The Column counter value is larger than "End Column (XE)" and the Row	Return to	Return to	
counter value is larger than "End Row (YE)"	"Start Column (XS)"	"Start Row (YS)"	



9.11 Memory Data Write/ Read Direction

The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, bits B5 (MV), B6 (MX), B7 (MY) as described below.




Figure 9.11.1Data streaming order

9.11.1 When 128RGBx160 (GM= "11")

MV	MX	MY	CASET	RASET				
0	0	0	Direct to Physical Column Pointer	Direct to Physical Row Pointer				
0	0	1	Direct to Physical Column Pointer	Direct to (159-Physical Row Pointer)				
0	1	0	Direct to (127-Physical Column Pointer)	Direct to Physical Row Pointer				
0	1	1	Direct to (127-Physical Column Pointer)	Direct to (159-Physical Row Pointer)				
1	0	0	Direct to Physical Row Pointer	Direct to Physical Column Pointer				
1	0	1	Direct to (159-Physical Row Pointer)	Direct to Physical Column Pointer				
1	1	0	Direct to Physical Row Pointer	Direct to (127-Physical Column Pointer)				
1	1	1	Direct to (159-Physical Row Pointer)	Direct to (127-Physical Column Pointer)				

9.11.2 When 132RGBx162 (GM= "00")

MV	MX	MY	CASET	RASET				
0	0	0	Direct to Physical Column Pointer	Direct to Physical Row Pointer				
0	0	1	Direct to Physical Column Pointer	Direct to (161-Physical Row Pointer)				
0	1	0	Direct to (131-Physical Column Pointer)	Direct to Physical Row Pointer				
0	1	1	Direct to (131-Physical Column Pointer)	Direct to (161-Physical Row Pointer)				
1	0	0	Direct to Physical Row Pointer	Direct to Physical Column Pointer				
1	0	1	Direct to (161-Physical Row Pointer)	Direct to Physical Column Pointer				
1	1	0	Direct to Physical Row Pointer	Direct to (131-Physical Column Pointer)				
1	1	1	Direct to (161-Physical Row Pointer)	Direct to (131-Physical Column Pointer)				

Note: Data is always written to the Frame Memory in the same order, regardless of the Memory Write Direction set by MADCTL bits B7 (MY), B6 (MX), B5 (MV). The write order for each pixel unit is

D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	В5	В4	В3	В2	B1	В0

One pixel unit represents 1 column and 1page counter value on the Frame Memory.

9.11.3 Frame Data Write Direction According to the MADCTL parameters (MV, MX and MY)


Display Data Direction	MADCTL Parameter			Image in the Host (MPU)	Image in the Driver (DDRAM)					
2110000011	MV	MX	MY							
Normal	0	0	0		X-Y address (0,0)					
				E	E					
Y-Mirror	0	0	1	B	H/W position (0,0)					
				B	H/W position (0,0)					
X-Mirror	0	1	0	□ □ □ □						
X-Mirror Y-Mirror	0	1	1		H/W position (0,0)					
X-Y Exchange	1	0	0	B	H/W position (0,0) X-Y address (0,0)					
X-Y Exchange Y-Mirror	1	0	1	B E	H/W position (0,0) X-Y address (0,0) B					
X-Y Exchange X-Mirror	1	1	0	B	H/W position (0,0) B X-Y address (0,0)					
X-Y Exchange X-Mirror Y-Mirror	1	1	1	B	H/W position (0,0)					

9.12 Tearing Effect Output Line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

9.12.1 Tearing Effect Line Modes


Mode 1, the Tearing Effect Output signal consists of V-Blanking Information only:




tvdh= The LCD display is not updated from the Frame Memory (except Invisible Li

tvdl= The LCD display is updated from the Frame Memory (except Invisible Line - see above)

Mode 2, the Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 162 H-sync pulses per field.



thdh= The LCD display is not updated from the Frame Memory thdl= The LCD display is updated from the Frame Memory (except Invisible Line – see above)




Note: During Sleep In Mode, the Tearing Output Pin is active Low.



9.12.2 Tearing Effect Line Timings

The Tearing Effect signal is described below:



Symbol	Parameter	min	max	unit	description
tvdl	Vertical Timing Low Duration	13	-	ms	
tvdh	Vertical Timing High Duration	1000	-	μs	
thdl	Horizontal Timing Low Duration	33	-	μs	
thdh	Horizontal Timing Low Duration	25	500	μs	

Table 9.12.1 AC characteristics of Tearing Effect Signal Idle Mode Off (Frame Rate = 60 Hz, Ta=25℃)


Note: The timings in Table 9.10.1 apply when MADCTL ML=0 and ML=1

The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.




The Tearing Effect Output Line is fed back to the MPU and should be used as shown below to avoid Tearing Effect:


9.12.3 Example 1: MPU Write is faster than panel read



Data write to Frame Memory is now synchronized to the Panel Scan. It should be written during the vertical sync pulse of the Tearing Effect Output Line. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:



9.12.4 Example 2: MPU write is slower than panel read



The MPU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer "catches" the MPU to Frame memory write position.

Data to be sent B

a b c d e f B

Image on LCD A A A A B

9.13 Power ON/OFF Sequence

VDD must be powered on before the VDDI.

VDDI must be powered off before the VDD.


During power off, if LCD is in the Sleep Out mode, VDD and VDDI must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDD can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

- Note 1: There will be no damage to the display module if the power sequences are not met.
- Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- Note 4: If RESX line is not held stable by host during Power On Sequence as defined in the sequence below, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

The power on/off sequence is illustrated below



9.13.1 Uncontrolled Power Off

The uncontrolled power-off means a situation which removed a battery without the controlled power off sequence. It will neither damage the module or the host interface.

If uncontrolled power-off happened, the display will go blank and there will not any visible effect on the display (blank display) and remains blank until "Power On Sequence" powers it up.



9.14 Power Level Definition

9.14.1 Power Level

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption

1. Normal Mode On (full display), Idle Mode Off, Sleep Out. In this mode, the display is able to show maximum 262,144 colors.

2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

3. Normal Mode On (full display), Idle Mode On, Sleep Out.

In this mode, the full display area is used but with 8 colors.

4. Partial Mode On, Idle Mode On, Sleep Out.

In this mode, part of the display is used but with 8 colors.

5. Sleep In Mode


In this mode, the DC: DC converter, internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.

6. Power Off Mode

In this mode, both VDD and VDDI are removed.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

9.14.2 Power Flow Chart





9.15 Reset Table

9.15.1 Reset Table (Default Value, GM[1:0]="11", 128RGB x 160)

Item	After Power On	After H/W Reset	After S/W Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display On/Off	Off	Off	Off
Display mode (normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address (XS)	0000h	0000h	0000h
Column: End Address (XE)	007Fh	007Fh	007Fh (127d) (when MV=0) 009Fh (159d) (when MV=1)
Row: Start Address (YS)	0000h	0000h	0000h
Row: End Address (YE)	009Fh	009Fh	009Fh (159d) (when MV=0) 007Fh (127d) (when MV=1)
Gamma setting	GC0	GC0	GC0
RGB for 4k and 65k Color Mode	Random values	Random values	No Change
Partial: Start Address (PSL)	0000h	0000h	0000h
Partial: End Address (PEL)	009Fh	009Fh	009Fh
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode (*1)	0 (Mode1)	0 (Mode1)	0 (Mode1)
Memory Data Access Control (MY/MX/MV/ML/RGB)	0/0/0/0/0	0/0/0/0/0	No Change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No Change
RDDPM	08h	08h	08h
RDDMADCTL	00h	00h	No Change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No Change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
ID2	NV value	NV value	NV value
ID3	NV value	NV value	NV value

Note: TE Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only



9.15.2 Reset Table (GM[1:0]= "00", 132RGB x 162)

Item	After Power On	After H/W Reset	After S/W Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display On/Off	Off	Off	Off
Display mode (normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address (XS)	0000h	0000h	0000h
Column: End Address (XE)	0083h	0083h	0083h (131d) (when MV=0) 00A1h (161d) (when MV=1)
Row: Start Address (YS)	0000h	0000h	0000h
Row: End Address (YE)	00A1h	00A1h	00A1h (161d) (when MV=0) 0083h (131d) (when MV=1)
Gamma setting	GC0	GC0	GC0
RGB for 4k and 65k Color Mode	Random values	Random values	No Change
Partial: Start Address (PSL)	0000h	0000h	0000h
Partial: End Address (PEL)	00A1h	00A1h	00A1h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode (*1)	0 (Mode1)	0 (Mode1)	0 (Mode1)
Memory Data Access Control (MY/MX/MV/ML/RGB)	0/0/0/0/0	0/0/0/0/0	No Change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No Change
RDDPM	08h	08h	08h
RDDMADCTL	00h	00h	No Change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No Change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
ID2	NV value	NV value	NV value
ID3	NV value	NV value	NV value

Note: TE Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only



9.16 Module Input/Output Pins

9.16.1 Output or Bi-directional (I/O) Pins


Output or Bi-directional pins	After Power On	After Hardware Reset	After Software Reset
TE	Low	Low	Low
D7 to D0 (Output driver)	High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)

Input pins	During Power On Process	After Power On	After Hardware Reset	After Software Reset	During Power Off Process
RESX	See 9.14	Input valid	Input valid	Input valid	See 9.14
CSX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D7 to D0	Input invalid	Input valid	Input valid	Input valid	Input invalid

Note: There will be no output from D7-D0 during Power On/Off sequence, Hardware Reset and Software Reset.



9.17 Reset Timing



Related Pins	Symbol	Parameter	MIN	MAX	Unit
	tRESW	Reset pulse duration	10	•	us
RESX	tREST	Reset cancel	-	5	ms
	INEST	Reset cancer		120	ms


Table 9.17.1 Reset timing

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

9.18 Color Depth Conversion Look Up Tables

9.18.1 65536 Color to 262,144 Color

Color	Look Up Table Output	RGBSET	Look Up Table Input Data			
00.01	Frame Memory Data (6-bits)	Parameter	65k Color (5-bits)			
	R005 R004 R003 R002 R001 R000	1	00000			
	R015 R014 R013 R012 R011 R010	2	00001			
	R025 R024 R023 R022 R021 R020	3	00010			
	R035 R034 R033 R032 R031 R030	4	00011			
	R045 R044 R043 R042 R041 R040	5	00100			
	R055 R054 R053 R052 R051 R050	6	00101			
	R065 R064 R063 R062 R061 R060	7	00110			
	R075 R074 R073 R072 R071 R070	8	00111			
	R085 R084 R083 R082 R081 R080	9	01000			
	R095 R094 R093 R092 R091 R090	10	01001			
	R105 R104 R103 R102 R101 R100	11	01010			
	R115 R114 R113 R112 R111 R110	12	01011			
	R125 R124 R123 R122 R121 R120	13	01100			
	R135 R134 R133 R132 R131 R130	14	01101			
	R145 R144 R143 R142 R141 R140	15	01110			
RED	R155 R154 R153 R152 R151 R150	16	01111			
I ILL	R165 R164 R163 R162 R161 R160	17	10000			
	R175 R174 R173 R172 R171 R170	18	10001			
	R185 R184 R183 R182 R181 R180	19	10010			
	R195 R194 R193 R192 R191 R190	20	10011			
	R205 R204 R203 R202 R201 R200	21	10100			
	R215 R214 R213 R212 R211 R210	22	10101			
	R225 R224 R223 R222 R221 R220	23	10110			
	R235 R234 R233 R232 R231 R230	24	10111			
	R245 R244 R243 R242 R241 R240	25	11000			
	R255 R254 R253 R252 R251 R250	26	11001			
	R265 R264 R263 R262 R261 R260	27	11010			
	R275 R274 R273 R272 R271 R270	28	11011			
	R285 R284 R283 R282 R281 R280	29	11100			
	R295 R294 R293 R292 R291 R290	30	11101			
	R305 R304 R303 R302 R301 R300	31	11110			
	R315 R314 R313 R312 R311 R310	32	11111			

Color	Look Up Table Output Frame Memory Data (6-bits)	RGBSET Parameter	Look Up Table Input Data 65k Color (5-bits)		
GREEN	G005 G004 G003 G002 G001 G000	33	000000		
OKELIV	G015 G014 G013 G012 G011 G010	34	000001		
	G025 G024 G023 G022 G021 G020	35	000010		
	G035 G034 G033 G032 G031 G030	36	000011		
	G045 G044 G043 G042 G041 G040	37	000100		
	G055 G054 G053 G052 G051 G050	38	000101		
	G065 G064 G063 G062 G061 G060	39	000110		
	G075 G074 G073 G072 G071 G070	40	000111		
	G085 G084 G083 G082 G081 G080	41	001000		
	G095 G094 G093 G092 G091 G090	42	001001		
	G105 G104 G103 G102 G101 G100	43 001010			
	G115 G114 G113 G112 G111 G110	44	001011		
	G125 G124 G123 G122 G121 G120	45	001100		
	G135 G134 G133 G132 G131 G130	46	001101		
	G145 G144 G143 G142 G141 G140	47	001110		
	G155 G154 G153 G152 G151 G150	48	001111		
	G165 G164 G163 G162 G161 G160	49	010000		
	G175 G174 G173 G172 G171 G170	50	010001		
	G185 G184 G183 G182 G181 G180	51	010010		
	G195 G194 G193 G192 G191 G190	52	010011		
	G205 G204 G203 G202 G201 G200	53	010100		

G215 G214 G213 G212 G211 G210	54	010101
G225 G224 G223 G222 G221 G220	55	010110
G235 G234 G233 G232 G231 G230	56	010111
G245 G244 G243 G242 G241 G240	57	011000
G255 G254 G253 G252 G251 G250	58	011001
G265 G264 G263 G262 G261 G260	59	011010
G275 G 274 G273 G272 G271 G270	60	011011
G285 G 284 G283 G282 G281 G280	61	011100
G295 G 294 G293 G292 G291 G290	62	011101
G305 G 304 G303 G302 G301 G300	63	011110
G315 G 314 G313 G312 G311 G310	64	011111
G325 G324 G323 G322 G321 G320	65	100000
G335 G334 G333 G332 G331 G330	66	100001
G345 G344 G343 G342 G341 G340	67	100010
G355 G354 G353 G352 G351 G350	68	100011
G365 G364 G363 G362 G361 G360	69	100100
G375 G374 G373 G372 G371 G370	70	100101
G385 G384 G383 G382 G381 G380	71	100110
G395 G394 G393 G392 G391 G390	72	100111
G405 G404 G403 G402 G401 G400	73	101000
G415 G414 G413 G412 G411 G410	74	101001
G425 G424 G423 G422 G421 G420	75	101010
G435 G434 G433 G432 G431 G430	76	101011
G445 G444 G443 G442 G441 G440	77	101100
G455 G454 G453 G452 G451 G450	78	101101
G465 G464 G463 G462 G461 G460	79	101110
G475 G474 G473 G472 G471 G470	80	101111
G485 G484 G483 G482 G481 G480	81	110000
G495 G494 G493 G492 G491 G490	82	110001
G505 G504 G503 G502 G501 G500	83	110010
G515 G514 G513 G512 G511 G510	84	110011
G525 G524 G523 G522 G521 G520	85	110100
G535 G534 G533 G532 G531 G530	86	110101
G545 G544 G543 G542 G541 G540	87	110110
G555 G554 G553 G552 G551 G550	88	110111
G565 G564 G563 G562 G561 G560	89	111000
G575 G574 G573 G572 G571 G570	90	111001
G585 G584 G583 G582 G581 G580	91	111010
G595 G594 G593 G592 G591 G590	92	111011
G605 G604 G603 G602 G601 G600	93	111100
G615 G614 G613 G612 G611 G610	94	111101
G625 G624 G623 G622 G621 G620	95	111110
G635 G634 G633 G632 G631 G630	96	111111

Color	Look Up Table Output Frame Memory Data (6-bits)	RGBSET Parameter	Look Up Table Input Data 65k Color (5-bits)
BLUE	B005 B004 B003 B002 B001 B000	97	00000
	B015 B014 B013 B012 B011 B010	98	00001
	B025 B024 B023 B022 B021 B020	99	00010
	B035 B034 B033 B032 B031 B030	100	00011
	B045 B044 B043 B042 B041 B040	101	00100
	B055 B054 B053 B052 B051 B050	102	00101
	B065 B064 B063 B062 B061 B060	103	00110
	B075 B074 B073 B072 B071 B070	104	00111
	B085 B084 B083 B082 B081 B080	105	01000
	B095 B094 B093 B092 B091 B090	106	01001
	B105 B104 B103 B102 B101 B100	107	01010
	B115 B114 B113 B112 B111 B110	108	01011
	B125 B124 B123 B122 B121 B120	109	01100
	B135 B134 B133 B132 B131 B130	110	01101
	B145 B144 B143 B142 B141 B140	111	01110
	B155 B154 B153 B152 B151 B150	112	01111
	B165 B164 B163 B162 B161 B160	113	10000

ST7735R

B175 B174 B173 B172 B171 B170	114	10001
B185 B184 B183 B182 B181 B180	115	10010
B195 B194 B193 B192 B191 B190	116	10011
B205 B204 B203 B202 B201 B200	117	10100
B215 B214 B213 B212 B211 B210	118	10101
B225 B224 B223 B222 B221 B220	119	10110
B235 B234 B233 B232 B231 B230	120	10111
B245 B244 B243 B242 B241 B240	121	11000
B255 B254 B253 B252 B251 B250	122	11001
B265 B264 B263 B262 B261 B260	123	11010
B275 B274 B273 B272 B271 B270	124	11011
B285 B284 B283 B282 B281 B280	125	11100
B295 B294 B293 B292 B291 B290	126	11101
B305 B304 B303 B302 B301 B300	127	11110
B315 B314 B313 B312 B311 B310	128	11111

9.18.2 4096 Color to 262,144 Color

Color	Look Up Table Output	RGBSET	Look Up Table Input Data			
00101	Frame Memory Data (6-bits)	Parameter	4k Color (4-bits)			
	R005 R004 R003 R002 R001 R000	1	0000			
	R015 R014 R013 R012 R011 R010	2	0001			
	R025 R024 R023 R022 R021 R020	3	0010			
	R035 R034 R033 R032 R031 R030	4	0011			
	R045 R044 R043 R042 R041 R040	5	0100			
	R055 R054 R053 R052 R051 R050	6	0101			
	R065 R064 R063 R062 R061 R060	7	0110			
	R075 R074 R073 R072 R071 R070	8	0111			
	R085 R084 R083 R082 R081 R080	9	1000			
RED	R095 R094 R093 R092 R091 R090	10	1001			
	R105 R104 R103 R102 R101 R100	11	1010			
	R115 R114 R113 R112 R111 R110	12	1011			
	R125 R124 R123 R122 R121 R120	13	1100			
	R135 R134 R133 R132 R131 R130	14	1101			
	R145 R144 R143 R142 R141 R140	15	1110			
	R155 R154 R153 R152 R151 R150	16	1111			
	R165 R164 R163 R162 R161 R160	17				
			Not used			
	R315 R314 R313 R312 R311 R310	32				
	G005 G004 G003 G002 G001 G000	33	0000			
	G015 G014 G013 G012 G011 G010	34	0001			
	G025 G024 G023 G022 G021 G020	35	0010			
	G035 G034 G033 G032 G031 G030	36	0011			
	G045 G044 G043 G042 G041 G040	37	0100			
	G055 G054 G053 G052 G051 G050	38	0101			
	G065 G064 G063 G062 G061 G060	39	0110			
	G075 G074 G073 G072 G071 G070	40	0111			
	G085 G084 G083 G082 G081 G080	41	1000			
GREEN	G095 G094 G093 G092 G091 G090	42	1001			
	G105 G104 G103 G102 G101 G100	43	1010			
	G115 G114 G113 G112 G111 G110	44	1011			
	G125 G124 G123 G122 G121 G120	45	1100			
	G135 G134 G133 G132 G131 G130	46	1101			
	G145 G144 G143 G142 G141 G140	47	1110			
	G155 G154 G153 G152 G151 G150	48	1111			
	G165 G164 G163 G162 G161 G160	49				
		1	Not used			
	G635 G634 G633 G632 G631 G630	96				
	B005 B004 B003 B002 B001 B000	97	0000			
	B015 B014 B013 B012 B011 B010	98	0001			
	B025 B024 B023 B022 B021 B020	99	0010			
	B035 B034 B033 B032 B031 B030	100	0011			
	B045 B044 B043 B042 B041 B040	101	0100			
	B055 B054 B053 B052 B051 B050	102	0101			
	B065 B064 B063 B062 B061 B060	103	0110			
	B075 B074 B073 B072 B071 B070	104	0111			
	B085 B084 B083 B082 B081 B080	105	1000			
BLUE	B095 B094 B093 B092 B091 B090	106	1001			
	B105 B104 B103 B102 B101 B100	107	1010			
	B115 B114 B113 B112 B111 B110	108	1011			
	B125 B124 B123 B122 B121 B120	109	1100			
	B135 B134 B133 B132 B131 B130	110	1101			
	B145 B144 B143 B142 B141 B140	111	1110			
	B155 B154 B153 B152 B151 B150	112	1111			
	B165 B164 B163 B162 B161 B160	113				
	D103 D104 D103 D102 D101 D100					
		1	Not used			



10 Command

10.1 System function Command List and Description

Table 10.1.1 System Function command List (1)

Instruction	Refer	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function	
NOP	10.1.1	0	↑	1	-	0	0	0	0	0	0	0	0	(00h)	No Operation	
SWRESET	10.1.2	0	1	1	-	0	0	0	0	0	0	0	1	(01h)	Software reset	
		0	1	1	-	0	0	0	0	0	1	0	0	(04h)	Read Display ID	
		1	1	1	-	-	-	-	-	-	-	-	-		Dummy read	
RDDID	10.1.3	1	1	1	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10		ID1 read	
		1	1	1	-	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20		ID2 read	
		1	1	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		ID3 read	
		0	↑	1	-	0	0	0	0	1	0	0	1	(09h)	Read Display Status	
		1	1	1	-	-	-	-	-	-	-	-	-		Dummy read	
RDDST	10.1.4	1	1	↑	-	BSTON	MY	MX	MV	ML	RGB	MH	ST24		-	
KDDS1	10.1.4	1	1	1	-	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON		-	
			1	1	1	-	VSSON	ST14	INVON	ST12	ST11	DISON	TEON	GCS2		-
		1	1	1	-	GCS1	GCS0	TEM	ST4	ST3	ST2	ST1	ST0		-	
		0	↑	1	-	0	0	0	0	1	0	1	0	(0Ah)	Read Display Power	
RDDPM	10.1.5	1	1	↑	-	-	-	-	-	-	-	1	ı		Dummy read	
		1	1	↑	-	BSTON	IDMON	PTLON	SLPOUT	NORON	DISON	1	ı		-	
RDD		0	↑	1	-	0	0	0	0	1	0	1	1	(0Bh)	Read Display	
MADCTL	10.1.6	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read	
WWWDOTE		1	1	1	-	MY	MX	MV	ML	RGB	МН	-	-		-	
RDD		0	↑	1	-	0	0	0	0	1	1	0	0	(0Ch)	Read Display Pixel	
COLMOD	10.1.7	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read	
		1	1	1	-	0	0	0	0	-	IFPF2	IFPF1	IFPF0		-	
		0	1	1	-	0	0	0	0	1	1	0	1	(0Dh)	Read Display Image	
RDDIM	10.1.8	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read	
		1	1	1	-	VSSON	D6	INVON	-	-	GCS2	GCS1	GCS0		-	
		0	↑	1	-	0	0	0	0	1	1	1	0	(0Eh)	Read Display Signal	
RDDSM	10.1.9	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read	
		1	1	↑	-	TEON	TEM	-	-	-	-	-	-		-	

[&]quot;-": Don't care

Table 10.1.2 System Function command List (2)

Instructio	Refer	D/C	WR	RDX	D17-	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function	
SLPIN	10.1.10	0	↑	1	-	0	0	0	1	0	0	0	0	(10h)	Sleep in & booster off	
SLPOUT	10.1.11	0	↑	1	-	0	0	0	1	0	0	0	1	(11h)	Sleep out & booster on	
PTLON	10.1.12	0	↑	1	-	0	0	0	1	0	0	1	0	(12h)	Partial mode on	
NORON	10.1.13	0	↑	1		0	0	0	1	0	0	1	1	(13h)	Partial off (Normal)	
INVOFF	10.1.14	0	↑	1		0	0	1	0	0	0	0	0	(20h)	Display inversion off	
INVON	10.1.15	0	↑	1	-	0	0	1	0	0	0	0	1		Display inversion on	
GAMSET	10.1.16	0	↑	1	ı	0	0	1	0	0	1	1	0		Gamma curve select	
GAIVISET	10.1.16	1	↑	1		-	-	ı	-	GC3	GC2	GC1	GC0		-	
DISPOFF	10.1.17	0	↑	1	-	0	0	1	0	1	0	0	0	(28h)	Display off	
DISPON	10.1.18	0	↑	1	-	0	0	1	0	1	0	0	1	(29h)	Display on	
		0	↑	1	-	0	0	1	0	1	0	1	0	(2Ah)	Column address set	
		1	↑	1	-	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8		X address start: 0≦XS≦X	
CASET	10.1.19	1	↑	1	-	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0		A dudiess stait. U≦AS≦A	
		1	↑	1	-	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8		X address end: S≦XE≦X	
		1	↑	1	-	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0		X address end: S≨XE≨X	
		0	↑	1	-	0	0	1	0	1	0	1	1	(2Bh)	Row address set	
		1		1	-	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8		Y address start: 0≦YS≦Y	
RASET	10.1.20	1	↑	1	-	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0		T address start. U≦ TS≦ T	
		1	↑	1	-	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8		Y address end:S≦YE≦Y	
		1	↑	1	-	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0		T dudiess elid.5 ≥ TE ≥ T	
DAMAAD	40.4.04	0	↑	1	-	0	0	1	0	1	1	0	0	(2Ch)	Memory write	
RAMWR	10.1.21	1	↑	1	-	D7	D6	D5	D4	D3	D2	D1	D0		Write data	
		0	↑	1	-	0	0	1	0	1	1	0	1	(2Dh)	LUT for 4k,65k,262k color	
		1		1	-	-	-	R005	R004	R003	R002	R001	R000		Red tone 0	
		1	↑	1	-	-	-	:	:	:	:	:	:		:	
		1		1		-	-	Ra5	Ra4	Ra3	Ra2	Ra1	Ra0		Red tone "a"	
DODGET	40.4.00	1	↑	1	-	-	-	G005	G004	G003	G002	G001	G000		Green tone 0	
RGBSET	10.1.22	1	↑	1	-	-	-	:	:	:	:	:	:		:	
		1	↑	1	-	-	-	Gb5	Gb4	Gb3	Gb2	Gb1	Gb0		Green tone "b"	
		1	↑	1	-	-	-	B005	B004	B003	B002	B001	B000		Blue tone 0	
		1	↑	1	-	-	-	:	:	:	:	:	:		:	
		1	<u></u>	1	-	-	-	Bc5	Bc4	Bc3	Bc2	Bc1	Bc0		Blue tone "c"	
		0	↑	1	-	0	0	1	0	1	1	1	0	(2Eh)	Memory read	
RAMRD	10.1.23	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read	
		1	1	↑	-	D7	D6	D5	D4	D3	D2	D1	D0		Read data	

[&]quot;-": Don't care

Table 10.1.3 System Function command List (3)

Instruction	Refer	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
		0	↑	1	-	0	0	1	1	0	0	0	0	(30h)	Partial start/end address set
		1	↑	1	-	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8		Partial start address (0,1,2,P)
PTLAR	10.1.24	1	↑	1	-	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0		r artial start address (0,1,2,)
		1	↑	1	-	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8		Partial end address (0,1,2,, P)
		1	↑	1	-	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0		Faitial ellu addless (0,1,2,, F)
TEOFF	10.1.25	0	↑	1	1	0	0	1	1	0	1	0	0	(34h)	Tearing effect line off
		0	↑	1	-	0	0	1	1	0	1	0	1		Tearing effect mode set & on
TEON	10.1.26														Mode1: TEM="0"
ILON	10.1.20	1	1	1	-	-	-	-	-	-	-	-	TEM		Mode2: TEM="1"
MAROTI	40.4.07	0	↑	1	-	0	0	1	1	0	1	1	0	(36h)	Memory data access control
MADCTL	10.1.27	1	1	1	-	MY	MX	MV	ML	RGB	МН	-	-		-
IDMOFF	10.1.28	0	1	1	-	0	0	1	1	1	0	0	0	(38h)	Idle mode off
IDMON	10.1.29	0	1	1	-	0	0	1	1	1	0	0	1		Idle mode on
001 1400	40.4.00	0	1	1	-	0	0	1	1	1	0	1	0		Interface pixel format
COLMOD	10.1.30	1	1	1	-	-	-	-	-	-	IFPF2	IFPF1	IFPF0		Interface format
		0	1	1	-	1	1	0	1	1	0	1	0	(DAh)	Read ID1
RDID1	10.1.31	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
		1	1	↑	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10		Read parameter
		0	1	1	-	1	1	0	1	1	0	1	1		Read ID2
RDID2	10.1.32	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
		1	1	↑	-	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20		Read parameter
		0	↑	1	-	1	1	0	1	1	1	0	0		Read ID3
RDID3	10.1.33	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
		1	1	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		Read parameter

[&]quot;-": Don't care

- Note 1: After the H/W reset by RESX pin or S/W reset by SWRESET command, each internal register becomes default state (Refer "RESET TABLE" section)
- Note 2: Undefined commands are treated as NOP (00 h) command.
- Note 3: B0 to D9 and DA to F are for factory use of driver supplier.
- Note 4: Commands 10h, 12h, 13h, 20h, 21h, 26h, 28h, 29h, 30h, 33h, 36h (ML parameter only), 37h, 38h and 39h are updated during V-sync when Module is in Sleep Out Mode to avoid abnormal visual effects. During Sleep In mode, these commands are updated immediately. Read status (09h), Read Display Power Mode (0Ah), Read Display MADCTL (0Bh), Read Display Pixel Format (0Ch), Read Display Image Mode (0Dh), Read Display Signal Mode (0Eh).

ST7735R

10.1.1 NOP (00h)

00H						NOP	(No Oper	ation)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
NOP	0	↑	1	-	0	0	0	0	0	0	0	0	(00h)
Parameter	No Para	No Parameter -											
Description	This com	This command is empty command.											

[&]quot;-" Don't care

10.1.2 SWRESET (01h): Software Reset

01H						SWRESE	T (Softw	are Rese	t)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SWRESET	0	↑	1	-	0	0	0	0	0	0	0	1	(01h)
Parameter	No Para	meter											
Description	-The dis	are Reset play modu are Reset	ule loads	all default	values to	node, it woode, it work the register to the re	sters durii	ng 120ms	ec.				
Flow Chart				Dis bla	play who ink screet ommands to S/W Default Value ep In Mo	ole en		Pa D See	mmand rameter display Action Mode				

10.1.3 RDDID (04h): Read Display ID

04H						RDDID (Read Dis	splay ID)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDID	0	↑	1	ı	0	0	0	0	0	1	0	0	(04h)
1 st parameter	1	1	↑	ı	ı	-	ı	-	ı	-	-	-	-
2 nd parameter	1	1	↑	ı	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	
3 rd parameter	1	1	↑	ı	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	
4 th parameter	1	1	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	

- -This read byte returns 24-bit display identification information.
- -The 1st parameter is dummy data
- -The 2nd parameter (ID17 to ID10): LCD module's manufacturer ID.

Description

-The 3rd parameter (ID26 to ID20): LCD module/driver version ID $\,$


-The 4th parameter (ID37 to UD30): LCD module/driver ID.

-Commands RDID1/2/3(DAh, DBh, DCh) read data correspond to the parameters 2,3,4 of the command 04h, respectively.

"-" Don't care

Default

Status		Default Value	
Status	ID1	ID2	ID3
Power On Sequence	-	NV Value	NV Value
S/W Reset	-	NV Value	NV Value
H/W Reset	-	NV Value	NV Value



10.1.4 RDDST (09h): Read Display Status

09H		RDDST (Read Display Status)													
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
RDDST	0	↑	1	-	0	0	0	0	1	0	0	1	(09h)		
1 st parameter	1	1	1	-	-	-	-	-	-	-	-	-	-		
2 nd parameter	1	1	↑	-	BSTON	MY	MX	MV	ML	RGB	МН	ST24			
3 rd parameter	1	1	↑	ı	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON			
4 th parameter	1	1	↑	-	ST15	ST14	INVON	ST12	ST11	DISON	TEON	GCS2			
5 th parameter	1	1	1	-	GCS1	GCS0	TEM	ST4	ST3	ST2	ST1	ST0			

This command indicates the current status of the display as described in the table below:

Bit	Description	Value
BSTON	Booster Voltage Status	'1' =Booster on,
		'0' =Booster off
MY	Row Address Order (MY)	'1' =Decrement, (Bottom to Top, when MADCTL (36h) D7='1
		'0' =Increment, (Top to Bottom, when MADCTL (36h) D7='0'
MX	Column Address Order (MX)	'1' =Decrement, (Right to Left, when MADCTL (36h) D6='1')
		'0' =Increment, (Left to Right, when MADCTL (36h) D6='1')
MV	Row/Column Exchange (MV)	'1' = Row/column exchange, (when MADCTL (36h) D5='1')
		'0' = Normal, (when MADCTL (36h) D5='0'
ML	Scan Address Order (ML)	'0' =Decrement,
		(LCD refresh Top to Bottom, when MADCTL (36h) D4='0')
		'1'=Increment,
		(LCD refresh Bottom to Top, when MADCTL (36h) D4='1')
RGB	RGB/ BGR Order (RGB)	'1' =BGR, (When MADCTL (36h) D3='1')
		'0' =RGB, (When MADCTL (36h) D3='0')
МН	Horizontal Order	'0' =Decrement,
		(LCD refresh Left to Right, when MADCTL (36h) D2='0')
		'1' =Increment,
		(LCD refresh Right to Left, when MADCTL (36h) D2='1')
ST24	For Future Use	(0)
ST23	For Future Use	'0'
IFPF2	latarfa an Oalan Bhad Fannat	"011" = 12-bit / pixel,
IFPF1	Interface Color Pixel Format	"101" = 16-bit / pixel,
IFPF0	Definition	"110" = 18-bit / pixel, others are no define
IDMON	Idle Mode On/Off	'1' = On, "0" = Off
PTLON	Partial Mode On/Off	'1' = On, "0" = Off
SLPOU [*]	Sleep In/Out	'1' = Out, "0" = In
NORON		'1' = Normal Display,
	Display Normal Mode On/Off	'0' = Partial Display
ST15	Vertical Scrolling Status (Not Used)	'1' = Scroll on, "0" = Scroll off
ST14	Horizontal Scroll Status (Not Used)	·0·
INVON	Inversion Status	'1' = On, "0" = Off
ST12	All Pixels On (Not Used)	·0·
ST11	All Pixels Off (Not Used)	'0'

	DISON	Display On/Off		'1' = On, "0" =	= Off_		
	TEON	Tearing effect line on/off		'1' = On, "0" =			
	GCSEL2			"000" = GC0			
	GCSEL1			"001" = GC1			
		Gamma Curve Selection		"010" = GC2			
	GCSEL0			"011" = GC3			
				"100" to "111	" = Not defined		
	TEM	Tearing effect line mode		'0' = mode1,	'1' = mode2		
	ST4	For Future Use		'0'			
	ST3	For Future Use		'0'			
	ST2	For Future Use		'0'			
	ST1	For Future Use		'0'			
	ST0	For Future Use		'0'			
	"-" Don't care	·					
	Status		D	efault Value (ST31 to ST0)		
			S	T[31-24]	ST[23-16]	ST[15-8]	ST[7-0]
Default	Power C	On Sequence	0	000-0000	0110-0001	0000-0000	0000-0000
	S/W Res	set	0:	xxx0xx00	0xxx-0001	0000-0000	0000-0000
	H/W Re	set	0	000-0000	0110-0001	0000-0000	0000-0000
Flow Chart		Dummy Clock Send 2nd parameter Send 3rd parameter Send 4th parameter	S pa	DDST 09h Dummy Read Gend 2nd arameter Gend 3rd arameter Gend 4th arameter	7	Par D A Sec	gend mmand ameter display ction dode quential anster
		Send 5th		Sendth /	7	_ _	'

10.1.5 RDDPM (0Ah): Read Display Power Mode

0AH		•	•	-		PM (Rea	d Display	Power I	/lode)						
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
RDDPM	0	1	1	-	0	0	0	0	1	0	1	0	(0Ah)		
1 st parameter	1	1	1	-	-	-	-	-	-	-	-	-	-		
2 nd parameter	1	1	1		BSTON	IDMON	PTLON	SLPOUT	NORON	DISON	D1	D0			
	"-" Don't		Ī		status of t	he displa			ne table b	elow:					
	Bit		Descri	ption			Value								
	BS	TON	Booste	er Voltage	Status			ooster on							
	IDN	MON	Idle Mo	ode On/O	ff			dle Mode dle Mode							
Description	PT	LON	Partial	Mode Or	n/Off			Partial Mo Partial Mo							
	SL	PON	Sleep	In/Out				Sleep Out Sleep In							
	NC	RON	Display	y Normal	Mode On	/Off		Normal Dis							
	DIS	SON	Display	y On/Off				Display Or Display Of							
	D1	D1 Not Used '0' D0 Not Used '0'													
	D0														
	Sta	atus					Defau	lt Value (I	D7 to D0)						
	Po	wer On Se	quence				0000	1000(08h)						
Default		N Reset						1000(08h							
	НΛ	N Reset					0000_	1000(08h)						
Flow Chart			RDD	PM 0Ah	ode]		Dummy Read Send 2nd parameter	Ah			Display Action Mode Sequential transter				

10.1.6 RDDMADCTL (0Bh): Read Display MADCTL

0BH					RDDN	IADCTL ((Read Dis	play MA	DCTL)				
Inst / Para	D/C	X WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDMADCTL	0		1	-	0	0	0	0	1	0	1	1	(0Bh)
1 st parameter	1		<u></u>	-	-	-		-	-	-		-	-
2 nd parameter	1	· ·			MY	MX	MV	ML	RGB	MH	D1	D0	I
		command ir on't care	idicates th	e current	status of	the displa	ay as desc	cribed in t	he table t	pelow:			
	ı	Bit	Descripti	on			Value						
	ı	MX	Column	Address (Order		_		(When M				
	ı	MY	Row Add	lress Ord	er				op (When m (When				
Description	1	MV	Row/Col	umn Orde	er (MV)			w/columr	exchang	e (MV=1))		
	1	ML	Vertical F	Refresh C	rder				Bottom t				
		RGB	RGB/BG	R Order			'1' =BGI	R, "0"=R0	BB				
				15 ()	0.1				efresh dire				
		MH	Horizonta	al Refresh	n Order				ital refres				
	I	D1	Not Used	t			'0'						
	I	D0	Not Used	d			'0'						
		Status					Default '	Value (D	7 to D0)				
Default		Power On S	Sequence				0000_00	000 (00h)					
	;	S/W Reset					No char	nge					
		H/W Reset					0000_00	000 (00h)					
Flow Chart			DMADCTL Send 2nd parameter		P	RDDM	ADCTL 0B Dummy Read end 2nd rameter				Comman Paramete Display Action Mode Sequentia transter		

10.1.7 RDDCOLMOD (0Ch): Read Display Pixel Format

1 ↑ icates the	0 ↑ 1 - 1 1 ↑ - 1 1 ↑ - 1 1 ↑ 1 ↑ his command indicates the curre IFPF[2:0] M 011 12 101 16 110 18	8 D7 0 0 int status of the sta	D6 0 - 0 he displa e Color Fo Default IFPF[2: 0110 (1 No Cha	D5 0 - 0 y as describe ormat Value 0] 8 bits/pixel) inge 8 bits/pixel)		D2 1 - IFPF2	D1 0 - IFPF1	DO O - IFPFO IFPFO IFPFO	HEX (0Ch)
icates the	1 1 1 1 - 1 - 1 1 1 1 1 1 1 1 1 1 1 1 1	- 0 ont status of the status o	Default IFPF[2: 0110 (1	y as describer ormat Value 0] 8 bits/pixel) ange 8 bits/pixel)	od in the table	- IFPF2	- IFPF1	IFPF0	
icates the	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	nt status of the	Default IFPF[2: 0110 (1 No Cha	y as describe ormat Value 0] 8 bits/pixel) inge 8 bits/pixel)	0 - ped in the table	IFPF2	IFPF1	IFPF0	
ne and inv	IFPF[2:0] 011 101 100 110 111 111 Nuthers are no define and invalid 1-" Don't care Status Power On Sequence S/W Reset H/W Reset	nnt status of the status of th	Default IFPF[2: 0110 (1 No Cha	Value 0] 8 bits/pixel)	ped in the table				
ne and inv	IFPF[2:0] M 011 12 101 16 110 18 111 N others are no define and invalid "-" Don't care Status Power On Sequence S/W Reset H/W Reset	CU Interface 2-bit/pixel 6-bit/pixel 8-bit/pixel lo used	Default IFPF[2: 0110 (1 No Cha	Value 0] 8 bits/pixel) ange 8 bits/pixel)		e pelow:	Le	gend	
juence	011 12 101 16 110 18 111 N 1111 N 111	2-bit/pixel 6-bit/pixel 8-bit/pixel lo used	Default IFPF[2: 0110 (1 No Cha 0110 (1	Value 0] 8 bits/pixel) ange 8 bits/pixel)			Le	gend	
juence	101 16 110 18 111 N 1111 N 1111 N 1111 Inthers are no define and invalid 1-" Don't care Status Power On Sequence S/W Reset H/W Reset	6-bit/pixel 8-bit/pixel lo used	IFPF[2: 0110 (1 No Cha 0110 (1	0] 8 bits/pixel) inge 8 bits/pixel)			Le	gend	
juence	110 18 111 N 11	8-bit/pixel	IFPF[2: 0110 (1 No Cha 0110 (1	0] 8 bits/pixel) inge 8 bits/pixel)			Le	gend	
juence	111 N Ithers are no define and invalid Status Power On Sequence S/W Reset H/W Reset	lo used	IFPF[2: 0110 (1 No Cha 0110 (1	0] 8 bits/pixel) inge 8 bits/pixel)			Le	gend	
juence	Status Power On Sequence S/W Reset H/W Reset	de P	IFPF[2: 0110 (1 No Cha 0110 (1	0] 8 bits/pixel) inge 8 bits/pixel)			Le	gend	
	Power On Sequence S/W Reset H/W Reset	de P	IFPF[2: 0110 (1 No Cha 0110 (1	0] 8 bits/pixel) inge 8 bits/pixel)			Le	gend	
	Power On Sequence S/W Reset H/W Reset	de P	IFPF[2: 0110 (1 No Cha 0110 (1	0] 8 bits/pixel) inge 8 bits/pixel)			Le	gend	
	S/W Reset H/W Reset	de P	0110 (1 No Cha 0110 (1	8 bits/pixel) inge 8 bits/pixel)			- Le	gend	
	S/W Reset H/W Reset	de P	No Cha	ange 8 bits/pixel)			- Le	gend	
al I/F N	H/W Reset	de P	0110 (1	8 bits/pixel)		-	Le	gend	
al I/F N		de P					Le	gend	
al I/F N	Serial I/F Mod	de P	aralle	I I/F Mo	odo	-	Le	gend	<u>_</u>
0Ch ▼ end 2nd	Send 2nd parameter	7 	D	COLMOD 0Ch wummy Read	Host Display		Para	lode	
_					Send 2nd parameter			Send 2nd parameter	


10.1.8 RDDIM (0Dh): Read Display Image Mode

ODH	,0211	,cau	2.3piay	α90		(0Db): B	ead Disp	lav Imaa	a Mada						
Inst / Para	D/CX	WRX	RDX	D17-8	D7	<u>(טטו): א</u> D6	D5	D4	D3	D2	D1	D0	HEX		
RDDIM	0		1	-	0	0	0	0	1	1	0	1	(0Dh)		
1 st parameter	1	1	1	-	-	-	-	-	-	-	-	-	-		
2 nd parameter	1	1	↑	-	VSSON	D6	INVON	D4	D3	GCS2	GCS1	GCS0			
Description	"-" Dor Bi VS DO IN CG GG	t sson	Description Reversed Reversed Inversion All Pixels All Pixels	On/Off On Off		Value "0" "1" = "0" = "0" (N "0" (N "000" "001"	Value "0"								
Default	Status Default Value(D7 to D0) Power On Sequence 0000_0000 (00h) S/W Reset 0000_0000 (00h) H/W Reset 0000_0000 (00h)														
Flow Chart			Serial I/I	DDh nd	e F	RE	DUMMY Read	lode Ho			Comm Param Displ Actio	eter ay on le	1 		

10.1.9 RDDSM (0Eh): Read Display Signal Mode

Inst / Para	0EH					RDDSM	(0Eh): F	Read Disp	lay Sign	al Mode				
1	Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
This command indicates the current status of the display as described in the table below.		0	1	1	-	0	0	0	0	1	1	1	0	(0Eh)
This command indicates the current status of the display as described in the table below: "-" Don't care Bit					-			-						-
Bit Description Value	2 nd parameter	1	1	1	-	TEON	TEM	D5	D4	D3	D2	D1	D0	
Power On Sequence	Description	"-" Don't Bit TEC TEN D5 D4 D3 D2	care	Description Tearing 6 Tearing 6 Not Used Not Used Not Used	effect Line	e On/Off	the disp	ay as des	Value "1" = "0" = "1" = "0" = "1" = "0" = "1" = "0" = "1" = "0" = "1" = "0" = "1	On, Off mode2, mode1 On, Off On, Off On, Off On, Off On, Off	below:			
Default S/W Reset 0000_0000 (00h)				oguonos										
H/W Reset 0000_0000 (00h)	Default	-		equence					·					
		H/W	/ Reset				000	00_0000 (00h)					

ST7735R



10.1.10 SLPIN (10h): Sleep In

10H						SLF	PIN (Sle	ep In)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SLPIN	0	1	1	-	0	0	0	1	0	0	0	0	(10h)
Parameter						No Par	rameter						-
Description								power con oscillator is			el scanni	ng is stop	ped.
Restriction	Comman	nd (11h). C is in Sle	ep Out or	· Display (On mode		essary to	In mode. Si wait 120m					
	Stat	tus						Default Va	alue				
	Pow	ver On Se	equence					Sleep in m	node				
Default	S/W	/ Reset						Sleep in m	node				
	H/W	/ Reset						Sleep in m	node				
Flow Chart		(Auto to [SLPIN Display what lank screematic No DISP ON/Command Drain Charge From LCI Panel	en effect OFF s)				Stop DC-DC Converter Stop Internal Oscillator Pep In Mod		Pa Se	ommand arameter Display Action Mode		

10.1.11 SLPOUT (11h): Sleep Out

11H						SLPC	OUT (Sle	ep Out)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SLPOUT	0	1	1	-	0	0	0	1	0	0	0	1	(11h)
Parameter						No Pa	rameter						-
Description				leep mode		d, Internal	l display	oscillator is	s started,	and pane	el scannin	g is starte	ed.
Restriction	Commar -When IO timing fo -When IO	nd (10h). C is in Sle r the supp C is in Sle	ep In mo	de, it is ne es and clo r Display (ecessary fock circuit	to wait 12 s. it is nece	Omsec to	out mode. So pefore send o wait 120m diagnostic t	ing next of	command	l because	of the sta	abilization
Default	-	wer On Se	equence					Default Va	iode				
		V Reset V Reset						Sleep in m					
Flow Chart		Ir Os	Start Internal Scillator Itart up Internal Itar			scr (Au to	een for 2	Memory tts In ce with rrent d table ngs		Pa Se	egeno ommand arameter Display Action Mode		



10.1.12 PTLON (12h): Partial Display Mode On

12H					PTLON	(12h): Pa	artial Dis	splay Mo	de On				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PTLON	0	↑	1	-	0	0	0	1	0	0	1	0	(12h)
Parameter						No Parar	neter						-
Description		e Partial		Partial mode					•		al Area d	command	I (30h)
5.4			Pow	Status er On Sequ	ence					Default V			
Default				S/W Reset					No	rmal Mo	de On		
				H/W Reset					No	rmal Mo	de On		
Flow Chart	See Pa	ırtial Are	a (30h)										

10.1.13 NORON (13h): Normal Display Mode On

13H					NORON	(Norma	l Displa	y Mode	On)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
NORON	0	↑	1	-	0	0	0	1	0	0	1	1	(13h)
Parameter					No	Parame	eter						-
Description	-Normal	display m n NORON	ode on m	eans Part	normal mo ial mode o e On comr	ff.	2h)						
Default			S	Status On Seque William Reset					No No	efault Varmal Moormal	de On de On		
Flow Chart	See Pa	rtial Area	Definition	on Descri	ptions for	details	of whe	n to use	e this co	ommano	d		

10.1.14 INVOFF (20h): Display Inversion Off

20H				31011 011	IVNOF	F (Norm	al Displ	ay Mode	Off)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
INVOFF	0	1	1	-	0	0	1	0	0	0	0	0	(20h)
Parameter						No Parar	neter					•	-
Description	-This co		Top- (0,0)	Left 、	m displa		on mode)	Display				
Default				Status er On Sequ S/W Reset H/W Reset					Disp Disp	olay Inve	/alue ersion off ersion off ersion off		
Flow Chart				Inversion Invers	play			Pa D See	egence mmand rameter isplay Action Mode quential anster				

10.1.15 INVON (21h): Display Inversion On

21H				IV	NOFF (Display	Inversi	on On)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
INVON	0	1	1	-	0	0	1	0	0	0	0	1	(21h)
Parameter					No Pa	rameter							-
Description		m Display	nversion (On, the Disp (Examp Memory	inversional invers	n mode)	and (20		ıld be w	ritten.		
Default		ı	Power On S/W I	Sequence Reset Reset					Displa Displa	efault Va ay Invers ay Invers ay Invers	sion off sion off		
Flow Chart			[IN	Display version OF Mode VON (21h) Display oversion Of Mode				Comm Paran Disp Acti	nand neter olay on de				

10.1.16 GAMSET (26h): Gamma Set

26H						GAMS	ET (Gami	ma Set)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
GAMSET	0	1	1	-	0	0	1	0	0	1	1	0	(26h
Parameter	1	1	1	-	-	-	-	-	GC3	GC2	GC1	GC0	
													n be
	GC	[7:0]	Parar	meter	Curve S	Selected							
Description							S=1				GS=0		
ococnption		01h		GC0		amma C	,	,				,	
	02h GC1 Gamma Curve 2 (G1.8) 04h GC2 Gamma Curve 3 (G2.5) 08h GC3 Gamma Curve 4 (G1.0) Note: All other values are undefined. Status Power On Sequence S/W Reset H/W Reset H/W Reset												
			_										
	Note: All		•			Janina C	uive 4 (O	1.0)		Gairiilla	Cuive 4	(01.0)	
	11010.71	TOUTOT VAI	405 410 (
			Dow						[Default Va	alue		
Default			POW							01h 01h			
										01h			
Flow Chart				parar	st neter: (7:0]			Paran Disp Acti	on	/ 		GC1 GC0 m of 4 curves ca the Table. GS=0 Curve 1 (G1.0) Curve 2 (G2.5) Curve 3 (G2.2) Curve 4 (G1.8)	
							I	Seque	ntial				

10.1.17 DISPOFF (28h): Display Off

28H						DISPO	FF (Disp	olay Off)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DISPOFF	0	1	1	-	0	0	1	0	1	0	0	0	(28h
Parameter						No Pai	ameter						-
Description	- This o	comman comman e will be i	d makes d does no no abnor		e of conte any othe e effect o	er status. In the disp (9h)							
Default			Pov	Status ver On See S/W Res	quence					Default \ Display Display Display	off off		
Flow Chart				M	lay On ode			P	egen ommar aramete	er	 		


10.1.18 DISPON (29h): Display On

29H						DISPO	N (Displa	ay On)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DISPON	0	↑	1	-	0	0	1	0	1	0	0	1	(29h)
Parameter						No Para	ameter		•				-
Description	- Outpu	it from the	e Frame N		enabled.	its of fram							
Default				Status er On Seq S/W Rese H/W Rese	t					Default V Display Display Display	off off		
Flow Chart					Display Mode	ON		Displation Modern Sequentianst	eter ay ential				

10.1.19 CASET (2Ah): Column Address Set

2AH					CA	ASET(Co	lumn Add	dress Se	t)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
CASET(2Ah)	0	1	1	-	0	0	1	0	1	0	1	0	(2Ah
1 st parameter	1	1	1	-	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8	
2 nd parameter	1	1	1	-	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	
3 rd parameter	1	1	1	-	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8	
4 th parameter	1	1	1	-	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	
Description		ılue of XS value re					rame Me		nd comes.				
Restriction	When X 1. 128X (Parame (Parame 2. 132X) (Parame	o)] always S [15:0] o 160 memo eter range eter range ter range eter range	r XE [15: ory base : 0 < XS : 0 < XS ory base : 0 < XS	0] is great (GM = '11 [15:0] < X [15:0] < X (GM = '00 [15:0] < X	ter than n '') E [15:0] < E [15:0] < E [15:0] <	naximum < 127 (00 < 159 (00 < 131 (00	address I 7Fh)): M\ 9Fh)): M\ 83h)): M\	/="0") /="1") /="0")	, data of	out of ran	ge will be	e ignored	
		GM Stat	1119	c	Status				Defau	lt Value			
		GM Stat	tus	S	Status		XS [7:0]	XI	Defau [7:0] (M		XE [7	:0] (MV=	'1')
		GM Stat GM='1 (128x16	1'	Po	Status wer On quence		XS [7:0] 0000h	XE				:0] (MV=	'1')
54.0		GM='1	1' 60	Po Se	wer On			XE		V='0 ') 007Fh	(127)	':0] (MV=	
Default		GM='1	1' 60	Po Se S/V	wer On quence		0000h	XI	E [7:0] (M	V='0 ') 007Fh	(127)		
Default		GM='1 (128x16 memory b	1' 60 ase)	Po Se S/V H/V Po	wer On quence V Reset V Reset wer On		0000h 0000h	XI	E [7:0] (M	V='0 ') 007Fh 27)	(127) 009 (127)		
Default		GM='1 (128x16 memory b	1' 60 ase) 0'	Po Se S/V H/V Po Se	wer On quence V Reset V Reset		0000h 0000h 0000h	XI	E [7:0] (M	V='0 ') 007Fh 27) 007Fh 0083h	(127) 009 (127) (131))


ST7735R



10.1.20 RASET (2Bh): Row Address Set

2BH					R	ASET (R	ow Addr	ess Set)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RASET (2Bh)	0	↑	1	-	0	0	1	0	1	0	1	1	(2Bh)
1 st parameter	1	†	1	_	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	, ,
2 nd parameter	1	1	1	-	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	
3 rd parameter	1	↑	1	-	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	
4 th parameter	1	1	1	-	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	
				YE [7:0] ar column lii Y				ommand	comes.				
Description				Y	E[7:0] —								
Restriction	When YS 1. 128X1 (Parame (Parame 2. 132X1 (Parame	65 [15:0] or 60 memo ter range: ter range: 62 memo ter range:	YE [15:0 ry base (0 < YS [0 < YS [ry base (0 < YS [ry base (0 < YS [qual to or l or l or great GM = '11') 15:0] < YE 15:0] < YE GM = '00') 15:0] < YE	[15:0] < [15:0] < [15:0] <	naximum 159 (009 127 (007 161 (00A	row addi Fh)): MV: Fh)): MV: 1h)): MV:	="0" ="1" ="0"	oelow, da	ta of out	of range	will be ig	nored.
	G	M status		Statu	S			1	Default V				
	'					YS	S [15:0]	YE	[15:0] (M	V='0 ')	YE [15:0	0] (MV='1	l')
		6M='11'		Power		C	0000h			009Fh	(159)		
	,	28x160	、	Sequer			2000		000El- /4	50)	0075	1- (4.07)	_
Default	men	nory base	' <u> </u>	S/W Re			0000h		009Fh (1	•		h (127)	
		6M='00'		H/W Re)000h			009Fh	(159)		
		32x162		Power Sequer		C	0000h			00A1h	(161)		
	men	nory base)	S/W Re	set	(0000h		00A1h (1	61)	0083	sh (131)	

ST7735R



10.1.21 RAMWR (2Ch): Memory Write

2CH					R	AMWR (Memory	Write)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RAMWR	0	↑ ↑	1	-	0	0	1	0	1	1	0	0	(2Ch)
1st parameter	1	<u>†</u>	1	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(==::)
	1	<u> </u>	1										
Nth parameter	1	↑	1	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	
Description	1. 128X 128x16 Memory 2. 132x 132x16	(160 men 0x18-bit y range: (:162 men 2x18-bit	memory of the me	is no restrict is (GM = '11 can be writt is (GM = '00' is (GM = '00' can be writt is (000h) -> (0	') en by thi 07Fh, 09) en on thi	s comma Fh) s comma	ınd	ers.					
Default				Status er On Sequ S/W Reset H/W Reset				Con	ents of m	memory i	ue s set rand s not clea	ared	
Flow Chart					RAMV Data D1Dn[[7:0],D2[7:0]	7:0]		Comma Parame Displa Action Mode	nd ter /			

10.1.22 RGBSET (2Dh): Color Setting for 4K, 65K and 262K


rtes must be condition, a command has change ta	as no effect command	D17-8	D7 0	or(5-6-5) ords/paran	D5 1 R005 Rnn5 R315 G005 Gnn5 G635 B005 Bnn5 B315 6bits / 16 color modata input	D4 0 R004 Rnn4 R314 G004 Bnn4 B314 B-bit-to- 1 ode. Only ut are trained Contented to the co	D3 1 R003 Rnn3 R313 G003 Gnn3 G633 B003 Bnn3 B313 8bits col the value asferred ants of fra	D2 1 R002 Rnn2 R312 G002 Gnn2 G632 B002 Bnn2 B312 or depth es in Sec	ory.	8 are refe	
tes must be condition, a change ta	1 1 1 1 1 1 1 1 1 1 1 1 1 1 4 1 1 1 1 1		0	0	1 R005 Rnn5 R315 G005 Gnn5 G635 B005 Bnn5 B315 6bits / 16 color modata input	0 R004 Rnn4 R314 G004 Gnn4 G634 B004 Bnn4 B314 6-bit-to- 1 ode. Only ut are trans	1 R003 Rnn3 R313 G003 Gnn3 G633 B003 Bnn3 B313 8bits col the value asferred nts of franced correct	1 R002 Rnn2 R312 G002 Gnn2 G632 B002 Bnn2 B312 or depth es in Sec 6(R)-6(G	0 R001 Rnn1 R311 G001 Gnn1 G631 B001 Bnn1 B311 conversa	1 R000 Rnn0 R310 G000 Gnn0 G630 B000 Bnn0 B310 ations. B are referenced are referenced by R000	(2Dh
tes must be condition, a change ta	1 1 1 1 1 1 1 1 1 1 1 1 1 sused to do do e written 4K-color (as no effect eakes effect command	efine the LUT 4-4-4) and ct on other next time I before the Status r On Seque			R005 Rnn5 R315 G005 Gnn5 G635 B005 Bnn5 6bits / 16 color modata input	R004 Rnn4 R314 G004 Gnn4 G634 B004 Bnn4 B314 S-bit-to- 1 ode. Only ut are trained Contented to the content of t	R003 Rnn3 R313 G003 Gnn3 G633 B003 Bnn3 B313 8bits col the value ensferred ents of fra	R002 Rnn2 R312 G002 Gnn2 G632 B002 Bnn2 B312 or depth es in Sec 6(R)-6(G	R001 Rnn1 R311 G001 Gnn1 G631 B001 Bnn1 B311 conversa ction 9.18 c)-6(B) th	R000 Rnn0 R310 G000 Gnn0 G630 B000 Bnn0 B310 ations. B are referenced are referenced by R000	erred.
tes must be condition, a change ta	1 1 1 1 1 1 1 1 1 1 sused to do do ewritten 4K-color (as no effect akes effect command	efine the LUT 4-4-4) and ct on other next time I before the Status r On Seque			Rnn5 R315 G005 Gnn5 G635 B005 Bnn5 B315 6bits / 16 color modata input	Rnn4 R314 G004 Gnn4 G634 B004 Bnn4 B314 S-bit-to- 1 ode. Only at are tran	Rnn3 R313 G003 Gnn3 G633 B003 Bnn3 B313 8bits col the value asferred nts of fra	Rnn2 R312 G002 Gnn2 G632 B002 Bnn2 B312 or depth es in Sec 6(R)-6(G	Rnn1 R311 G001 Gnn1 G631 B001 Bnn1 B311 conversa ction 9.18 c)-6(B) th	Rnn0 R310 G000 Gnn0 G630 B000 Bnn0 B310 ations. B are referenced are referenced by RC	
tes must be condition, a change ta	1 1 1 1 1 1 1 1 sused to do do ewritten 4K-color (as no effect akes effect command				R315 G005 Gnn5 G635 B005 Bnn5 B315 6bits / 16 color modata input	R314 G004 Gnn4 G634 B004 Bnn4 B314 6-bit-to- 1 ode. Only ut are tran	R313 G003 Gnn3 G633 B003 Bnn3 B313 8bits col the value asferred ants of franced correct	R312 G002 Gnn2 G632 B002 Bnn2 B312 or depth es in Sec 6(R)-6(G	R311 G001 Gnn1 G631 B001 Bnn1 B311 conversa ction 9.18 a)-6(B) th	R310 G000 Gnn0 G630 B000 Bnn0 B310 ations. B are referenced rough RC	
ommand is condition, a	1 1 1 1 1 1 1 sused to do one written 4K-color (as no effect command	lefine the LUT 4-4-4) and ct on other next time I before the Status r On Seque	UT for 1: regardle 65K-cold commar the Frame last data		G005 Gnn5 G635 B005 Bnn5 B315 6bits / 16 color modata input	G004 Gnn4 G634 B004 Bnn4 B314 6-bit-to- 1 ode. Only ut are tran	G003 Gnn3 G633 B003 Bnn3 B313 8bits col the valuensferred nots of franced correct	G002 Gnn2 G632 B002 Bnn2 B312 or depth es in Sec 6(R)-6(G	G001 Gnn1 G631 B001 Bnn1 B311 conversa ction 9.18 s)-6(B) th	G000 Gnn0 G630 B000 Bnn0 B310 ations. B are referenced by the second by	
ommand is condition, a	1 1 1 1 1 sused to do e written 4K-color (as no effect command	lefine the LUT 4-4-4) and ct on other next time I before the Status r On Seque	- UT for 12 regardle 65K-cold commar the Fram		Gnn5 G635 B005 Bnn5 B315 6bits / 16 color modata inpu	Gnn4 G634 B004 Bnn4 B314 S-bit-to- 1 ode. Only ut are trained Conteil	Gnn3 G633 B003 Bnn3 B313 8bits col the value asferred ants of fra	Gnn2 G632 B002 Bnn2 B312 or depth es in Sec 6(R)-6(G	Gnn1 G631 B001 Bnn1 B311 conversa ction 9.18 a)-6(B) th	Gnn0 G630 B000 Bnn0 B310 ations. 8 are referrough RC	
tes must be condition, a change ta	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	lefine the LUT 4-4-4) and ct on other next time I before the Status r On Seque	- UT for 12 regardle 65K-cold commar the Fram	- - - 2bits-to-1 ss of the or(5-6-5)	G635 B005 Bnn5 B315 6bits / 16 color modata input	G634 B004 Bnn4 B314 G-bit-to- 1 ode. Only at are tran	B003 Bnn3 B313 Bbits col the valu ensferred nts of fra med corre	B002 Bnn2 B312 or depth es in Sec 6(R)-6(G me mem	G631 B001 Bnn1 B311 conversa ction 9.18 c)-6(B) th	G630 B000 Bnn0 B310 ations. B are referrough RC	
ommand is condition, condition, command has change ta	1 1 1 s used to do ewritten 4K-color (as no effect command	lefine the LUT 4-4-4) and ct on other next time I before the Status r On Seque	UT for 12 regardle 65K-cold commar the Frame last data	- 2bits-to-1 ss of the or(5-6-5)	B005 Bnn5 B315 6bits / 16 color modata input	B004 Bnn4 B314 S-bit-to- 1 ode. Only at are tran	B003 Bnn3 B313 8bits col the valu nsferred nts of fra	B002 Bnn2 B312 or depth es in Sec 6(R)-6(G me mem	B001 Bnn1 B311 conversa ction 9.18 a)-6(B) th	B000 Bnn0 B310 ations. B are referrough RC	
ommand is vites must be condition, and the change ta	1 1 s used to do be written 4K-color (as no effect command	lefine the LUT 4-4-4) and ct on other next time I before the Status r On Seque	- UT for 1: regardle 65K-cold commar the Frame	- 2bits-to-1 ss of the or(5-6-5)	Bnn5 B315 6bits / 16 color modata input	Bnn4 B314 S-bit-to- 1 ode. Only ut are tran and Contenento. s not defin	Bnn3 B313 8bits col the valu nsferred nts of fra	Bnn2 B312 or depth es in Sec 6(R)-6(G me mem	Bnn1 B311 conversa ction 9.18 i)-6(B) th ory.	Bnn0 B310 ations. 8 are referrough RC	
ommand is vites must be condition, and ommand has change ta	1 sused to do poe written 4K-color (as no effect command	to the LUT 4-4-4) and ct on other rect time I before the Status r On Seque	regardle 65K-cold commar the Frame last data	2bits-to-1 ss of the or(5-6-5) ands/paran	B315 6bits / 16 color mo data inpu neters ar	B314 S-bit-to- 1 ode. Only ut are trained Content en to. not defin	B313 8bits col the valuensferred note of fra need correct	B312 or depth es in Sec 6(R)-6(G me mem ectly. efault Va Randon e look-up	B311 conversa ction 9.18 i)-6(B) th ory.	B310 ations. 8 are refe rough R0	
rtes must be condition, a command has change ta	as no effect command	to the LUT 4-4-4) and ct on other rect time I before the Status r On Seque	regardle 65K-cold commar the Frame last data	2bits-to-1 ss of the or(5-6-5) ands/paran	6bits / 16 color mo data inpu neters ar	ode. Only at are tran and Conter en to.	8bits col the valu nsferred nts of fra	or depth es in Sec 6(R)-6(G me mem ectly. efault Va Randon e look-up	conversaction 9.18 (c)-6(B) the ory.	ations. B are referough RC	
rtes must be condition, a command has change ta	as no effectionment	to the LUT 4-4-4) and ct on other rect time I before the Status r On Seque	regardle 65K-cold commar the Fram e last data	or(5-6-5) ords/paran	color modata inpuneters ar	ode. Only ut are tran and Conten en to. s not defin	the values the values of fractions of fractions of fractions of the corrections of the co	es in Sec 6(R)-6(G me mem ectly. efault Va Randon e look-up	ory.	8 are refe	
	(r On Sequ				Conte		Randon e look-up	n table pr	rotected	
	(r On Sequ				Conte		Randon e look-up	n table pr	otected	
	(S/W Reset				Conte	ents of the			otected	
	Г	-/w Reset						Nanuon			
		1st pa	1	r:			Action	eter day			
			<	\	1st parameter: 128th parameter:			1st parameter: 128th parameter: Action Mod		1st parameter: 128th parameter: Action Mode Sequential	1st parameter: 128th parameter: Action Mode Sequential

10.1.23 RAMRD (2Eh): Mer	nory Re	ad											
2EH					RAMH	D (Men	nory Re	ad)						
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
RAMHD	0	1	1	-	0	0	1	0	1	1	1	0	(2Eh)	
1 st parameter	1	1	1	-	-	-	-	-	-	-	-	-		
2 nd parameter	1	1	1	D17-8	D7	D6	D5	D4	D3	D2	D1	D0		
	1	1	1											
(N+1)th parameter	1	1	↑	D17-8	D7	D6	D5	D4	D3	D2	D1	D0		
	-This command is used to transfer data from frame memory to MCU. -When this command is accepted, the column register and the row register are reset to the Start Column/Start													
	Row positions.													
	-The Start Column/Start Row positions are different in accordance with MADCTL setting.													
	-Then D[17:0] is read back from the frame memory and the column register and the row register incremented a													
Description	section 9.10													
2000р		-Frame Read can be cancelled by sending any other command.												
	-The data color coding is fixed to 18-bit in reading function. Please see section 9.8 "Data color coding" for color													
	coding (18-bit cases), when there is used 8, 9, 16 and 18-bit data lines for image data.													
	Note1: The Command 3Ah should be set to 66h when reading pixel data from frame memory. Please check the													
	LUT in chapter 9.17 when using memory read function.													
		Status								fault Va	lue			
Default		Power On Sequence S/W Reset								emory is		-		
					nemory									
	H/W Reset Contents of memory is not cleared													
						٦			<u> </u>					
							LE	egend						
	Command													
	RAMRD													
						ì	Pa	arameter	-/1					
			/	▼			<u>/</u>		/ 1					
				Dummy		1								
				24		i	(1	Display) [
					/	ı			/ [
Flow Chart				V		1	_		\					
			Г	Image Data D1[7:0],D2[7:0	1	i		Action						
			['	Dn[7:0]	,	l			/ [
					_	!		Mo-1-						
		Any Command												
						I		equential						
						1	t	ranster	\neg					
						L		- —	_'					

10.1.24 PTLAR (30h): Partial Area


30H						Р	TLAR (Pa	rtial Area)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PTLAR	0	↑	1	-	0	0	1	1	0	0	0	0	(30h)
1st parameter	1	1	1	-	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8	
2nd parameter	1	1	1	-	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0	
3rd parameter	1	↑	1	-	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8	
4th parameter	1	↑	1	-	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0	

- -This command defines the partial mode's display area.
- -There are 4 parameters associated with this command, the first defines the Start Row (PSL) and the second the End Row (PEL), as illustrated in the figures below. PSL and PEL refer to the Frame Memory row address counter.
- -If End Row > Start Row, when MADCTL ML='0'




-If End Row > Start Row, when MADCTL ML='1'

Description




-If End Row < Start Row, when MADCTL ML='0'



-If End Row = Start Row then the Partial Area will be one row deep.

Default

Status		Default Value	
Status	PSL [15:0]	PEL [15:0]
GM[1:0]	"xx"	GM[1:0]="11"	GM[1:0]="00"
Power On Sequence	0000h	009Fh	00A1h
S/W Reset	0000h	009Fh	00A1h
H/W Reset	0000h	009Fh	00A1h



10.1.25 TEOFF (34h): Tearing Effect Line OFF


34H					TEO	FF (Tear	ing Effe	ct Line O	FF)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
TEOFF	0	1	1	-	0	0	1	1	0	1	0	0	(34h)
Parameter						No Para	meter						-
Description	-This co	mmand is	s used to	turn OFF (Active Lo	w) the Te	earing Eff	fect outpu	ıt signal f	from the	ΓE signal	line.	
Default				Status er On Sequ S/W Rese H/W Rese	t					Default V OFF OFF OFF			
Flow Chart					TEOFI	F		Para Di N	gend nmand ameter splay ction lode uential inster				

10.1.26 TEON (35h): Tearing Effect Line ON

35H						TEON (Te	earing E	ffect Line	e ON)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
TEON	0	↑	1	ı	0	0	1	1	0	1	0	1	(35h)
Parameter	1	↑	1	-	0	0	0	0	0	0	0	TEM	
Description	-This ou -The Te -When Vertica	aring Eff	ot affecte fect Line 0': The	o turn ON ed by char On has or Tearing I	eging MA	ADCTL bit	t ML. ch descr	ibes the r ts of V-E T _{vdl}	mode of t	the Teari	ng Effect ation onl	T _{vdh}	ı:
		I time s		ode with To		ffect Line	On, Tea		et Output		pe active	T _{vdh}	
			Do	Status wer On Se					Tea		It Value at off & TE	=M-0	
Default			10	S/W Re	_						ct off & TE		
				H/W Re							ct off & TE		
Flow Chart					TE TE Lin	e Outpur DFF EON LOM e Outpur DN			Paramet Display Action Mode	er /			

10.1.27 MADCTL (36h): Memory Data Access Control

36H					MADC	TL (Memo	ory Data	Access C	Control)						
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
MADCTL	0	↑	1	-	0	0	1	1	0	1	1	0	(36h)		
Parameter	1	1	1	ē	MY	MX	MV	ML	RGB	МН	-	-			
		Bit MY MX MV ML	efines rea	Row A Column Row/Co	NAME Address (a Address (a Address) I Refresh BGR OR	Order Gorder Change	of frame	Th LC '0' = '1' =	ese 3bits writ CD vertica LCD ver LCD ver Color se '0' =R0	te/read did il refresh of tical refre tical refre elector sw GB color f GR color f	MCU to merection. direction of the shadden of the	control Bottom n to Top rol l,			
	1	MH Horizontal Refresh Order '0' = LCD horizontal refresh Left to right '1' = LCD horizontal refresh right to left sit Assignment													
	-Bit Ass	ignment	т.	op-left (0,	0)		т.	op-left (0, 0			3				
Description				ML="0"		Memory		Send first Send 2nd Send 3rd Send 3rd Send 3rd		splay					
			Т	op-left (0, ML="1"	0)	Memory	T.	Send last Send 3rd Send 2nd Send first		splay					
			R	GB="0"						RGB="	'1"				
				river IC						Driver					
		G B	R G	В —	R	G B		R G SIG1	В			R G			
			Ļ			ţ									
	R	G B	R G	B —	R				R E			SIG1 B G	R		




10.1.28 IDMOFF (38h): Idle Mode Off

38H						IDMOFF	(Idle Mo	de Off)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
IDMOFF	0	↑	1	-	0	0	1	1	1	0	0	0	(38h)
Parameter						No Para	meter						-
Description	-In the id	lle off mo	de, y 4096, 6	ecover fro 5k or 262k is applied.	colors.	ode on.							
			S	status					Defa	ault Value	Э		
			Power O	n Sequen	се				Idle	Mode Of	f		
Default			S/W	V Reset					Idle	Mode Of	f		
			H/V	V Reset					Idle	Mode Of	f		
Flow Chart					e on mo	:		Pa Se	egeno command eramete Display Action Mode equentia ranster				

10.1.29 IDMON (39h): Idle Mode On

39H						IDMON	(Idle Mo	de On)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
IDMOFF	0	1	1	ı	0	0	1	1	1	0	0	1	(39h)
Parameter						No Parar	neter						-
Parameter	-There v -In the id 1. Color Memory 2. 8-Colo	vill be no dle on mo expression, 8 color of or mode f	abnormal ode, on is redu depth data frame frec DN by Idle	enter into I visible effected. The para is display quency is a Mode Off	ect on the primary ar red. pplied. (38h) cor	e on. e display r	node ch			of each	R,G and	B in the I	
		Co Bla Blu Re Mage Gre Cy: Yell	ed enta een an	R5	R4 R3 R Oxxxx Oxxxx 1xxxx Oxxxx Oxxxx 1xxxx Axxxx Axxxx 1xxxx	x x x x x x x	G	0xxx 0xxx 0xxx 0xxx 0xxx 1xxx 1xxx 1xxx	(XX (XX (XX (XX (XX	0	1x 0x 1x 0x 1x	3 B4 B1 I	B0
			Normal		Status Idlo Mod	o Off SI-	on Out				Availabi	lity	
Register				Mode On, Mode On,							Yes Yes		
Availability				Mode On,							No		
Availability				Mode On,							No		
			Failiai		Sleep In	e On, Sie	p Out				Yes		
	<u> </u>				2.00P III						103		
				Status						Default \	/alue		
			Powe	er On Sequ	uence					Idle Mod	e Off		
Default				S/W Rese	t					Idle Mod	e Off		
											0"		
				H/W Rese	<u>t </u>					Idle Mod	e Off		



10.1.30 COLMOD (3Ah): Interface Pixel Format

10.1.30 COLIV	102 (0)	,	J.1.400	120110		OD (2 A L	\. Intorfor	na Dival I	Farmet				
3AH	D/CV	WDY	DDY	D47.0			: Interfac			Do	D4	Do	LIEV
Inst / Para COLMOD	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Parameter	0	1	1	-	0	0	1	1	1	0	1	0	(3Ah)
Farameter	1	1	1	-	-	-	<u> </u>			IFPF2	IFPF1	IFPF0	
				define the			ture data,	which is	to be trai	nsferred v	/ia the		
		IF	PF[2:0]				MC	CU Interfa	ce Color	Format			
		011		3				12-	bit/pixel				
Description		101		5				16-	bit/pixel				
Description		110		6					bit/pixel				
		111		7				No	o used				
		The Comr re-set to	mand 3Al	oit/Pixel or in should b in reading ction.	e set at	55h wher	n writing 1	6-bit/pixe	el data int	o frame i	memory,	but 3Ah s	hould be
İ					Status						Availabili	ty	
			Normal	Mode On	, Idle Mo	de Off, SI	eep Out				Yes		
Register			Normal	Mode On	, Idle Mo	de On, SI	eep Out				Yes		
Availability			Partial	Mode On,	Idle Mod	le Off, Sle	eep Out				No		
			Partial	Mode On,	Idle Mod	le On, Sle	eep Out				No		
					Sleep In						Yes		
			Status					D	efault Val	110			
			Status				IFPF[2:0]		elault val	ue	VIPF[3:0	າ1	
5 ()		Power	r On Seq	LIANCA		011	0(18-bit/F			011	0(18-bit/l		
Default			S/W Rese				No Chang				No Chang		
			I/W Rese				0(18-bit/F				10(18-bit/l		
	<u> </u>	<u>'</u>	1,77 1.000	,,		011	0(10 01)1	ixoi)		011	10(10 01)	i ixoi)	
Flow Chart					18-bit/Pix COLM 1s Param 16-bit/Pix	MOD t neter		Para Dis Ac Sequ	gend mand meter splay tion ode uential nster				

10.1.31 RDID1 (DAh): Read ID1 Value

DAH						RDID1 (Read ID	1 Value)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDID1	0	1	1	-	1	1	0	1	1	0	1	0	(DAh)
1st parameter	1	1	1	-	-	-	-	-	-	-	-	-	-
2nd parameter	1	1	1	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	
Description	-The 1st	paramete	er is dumi ter (ID17	it LCD mo my data to ID10): I DID (04h),	LCD mod	lule's mar		r ID.					
Register Availability			Normal Partial	Mode On Mode On Mode On, Mode On,	, Idle Mod Idle Mod	de On, SI le Off, SI	eep Out				Availabilii Yes Yes No No Yes	ty	
				Status					[Default Va	alue		
5			Powe	er On Sec	luence					-			
Default				S/W Rese	et					-			
				H/W Res	et					-			
Flow Chart		Se	Read I	 ⊇nd /	de	Para	Read I Dumn Read Send 2 parame	D1 hy	d e		Comm Param Displ Action Seque trans	nand neter / lay on le	;

10.1.32 RDID2 (DBh): Read ID2 Value

10.1.32 RDID	Z (DDII)	. ixeau	IDZ Va	iut		DDIDA	(Da-115	0 Vala - >					
DBH Inst / Dars	DIOY	WDY	DDV	D47.0	D7		(Read ID:						LIEV
Inst / Para RDID2	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
1 st parameter	0	1	1	-	<u>1</u>	1 -	0	1 -	<u>1</u>	0	1	1 -	(DBh)
2 nd parameter	1	1	<u>T</u>	-	1	ID26	ID25	ID24	ID23	ID22	- ID21	ID20	_
	-This rea -The 1st -The 2nd	id byte re paramete I paramet ter Range	er is dumi er (ID26 e: ID=80h	to ID20): to FFh	odule/driv	er versio	n ID	ID					
Description	NOTE: S		80h 80h 81h 82h 83h nand RDE	DID (04h).	3rd para	ameter.	Version				Changes		
Register Availability			Normal Partial I	Mode On Mode On Mode On, Mode On,	, Idle Mo Idle Mod	de On, Sl de Off, Sl de On, Sl	eep Out			,	Availabilit Yes Yes No No Yes	ty	
Default				Status er On Sec S/W Res H/W Res	et					Default Va NV Valu NV Valu NV Valu	ie ie		
Flow Chart			ial I/F Read ID2 V Send 2nd paramete	 I /	· F	Re	ead ID2 Dummy Read end 2nd rameter	H	ost play		Com Para Dis Ac Sequ	gend amand ameter splay stion ode	

10.1.33 RDID3 (DCh): Read ID3 Value

DCH						RDID3 (I	Read ID2	Value)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDID3	0	1	1	-	1	1	0	1	1	1	0	0	(DCł
1 st parameter	1	1	↑	-	-	-	-	_	-	-	-	-	-
2 nd parameter	1	1	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	
Description	-The 1st	paramete I paramet	er is dumr er (ID37	it LCD mod my data to ID30): L DID (04h), -	CD modu	ule/driver	ID.						
Register Availability			Normal Partial	Mode On, Mode On, Mode On, Mode On,	Idle Mod	e On, Sle e Off, Sle	ep Out			j	Availabilit Yes Yes No No Yes	У	
Default				Status er On Sequ S/W Rese H/W Rese	t				D	Pefault Va NV Valu NV Valu NV Valu	e e		
Flow Chart		R	ead ID3	Mode	Pa	Rea Dui Re	d ID3 mmy ead d 2nd meter	ode Ho Disp			Par D Sec	gend mmand rameter isplay Action	



10.2 Panel Function Command List and Description

Table 10.2.1 Panel Function Command List (1)

Instruction	Refer	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
		0	1	1	ı	1	0	1	1	0	0	0	1	(B1h)	In normal mode (Full colors)
FRMCTR1	10.2.1	1	1	1	1					RTNA3	RTNA2	RTNA1	RTNA0		RTNA set 1-line
		1	1	1	-			FPA5	FPA4	FPA3	FPA2	FPA1	FPA0		period FPA: front porch
		1	1	1	-			BPA5	BPA4	BPA3	BPA2	BPA1	BPA0		BPA: back porch
		0	1	1	1	1	0	1	1	0	0	1	0	(B2h)	In Idle mode (8-colors)
FRMCTR2	10.2.2	1	1	1	ı					RTNB3	RTNB2	RTNB1	RTNB0		RTNB: set 1-line
		1	1	1	-			FPB5	FPB4	FPB3	FPB2	FPB1	FPB0		period FPB: front porch
		1	1	1	-			BPB5	BPB4	BPB3	BPB2	BPB1	BPB0		BPB: back porch
		0	↑	1	ı	1	0	1	1	0	0	1	1	(B3h)	In partial mode + Full colors
		1	1	1	-					RTNC3	RTNC2	RTNC1	RTNC0		
		1	1	1	-			FPC5	FPC4	FPC3	FPC2	FPC1	FPC0		RTNC,RTND: set
FRMCTR3	10.2.3	1	1	1	-			BPC5	BPC4	BPC3	BPC2	BPC1	BPC0		1-line period
		1	1	1	-					RTND3	RTND2	RTND1	RTND0		FPC,FPD: front porch
		1	1	1	-			FPD5	FPD4	FPD3	FPD2	FPD1	FPD0		BPC,BPD: back porch
		1	1	1	ı			BPD5	BPD4	BPD3	BPD2	BPD1	BPD0		
INIVOTE	40.0.4	0	↑	1	-	1	0	1	1	0	1	0	0	(B4h)	Display inversion control
INVCTR	10.2.4	1	1	1	-	0	0	0	0	0	NLA	NLB	NLC		NLA,NLB,NLC set inversion

Table 10.2.2 Panel Function Command List (2)

lable 10.2			WRX		D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
		0	1	1	-	1	1	0	0	0	0	0	0		Power control setting
		1	1	1	-	AVDD[2]	AVDD[1]	AVDD [0]	VRHP 4	VRHP 3	VRHP 2	VRHP 1	VRHP 0		
PWCTR1	10.2.5	1	1	1	-	0	0	0	VRHN 4	VRHN 3	VRHN 2	VRHN 1	VRHN 0		VRH: Set the GVDD voltage
		1	1	1		MODE [1]	MODE [0]	0	0	0	1	0	0		
		0	1	1	-	1	1	0	0	0	0	0	1	(C1h)	Power control setting
PWCTR2	10.2.6	1	1	1	1	VGH2 5[1]	VGH2 5[0]	ı	-	VGLSEL [1]	VGLSEL [0]	VGHBT[1]	VGHBT[0]		BT: set VGH/ VGL voltage
		0	1	1	-	1	1	0	0	0	0	1	0	(C2h)	In normal mode (Full colors)
PWCTR3	10.2.7	1	1	1	-	DCA9	DCA8	SAPA 2	SAPA 1	SAPA 0	APA2	APA1	APA0		APA: adjust the operational amplifier
			'		-	DCA7	DCA6	DCA5	DCA4	DCA3	DCA2	DCA1	DCA0		DCA: adjust the booster Voltage
		0	1	1	-	1	1	0	0	0	0	1	1	(C3h)	In Idle mode (8-colors)
PWCTR4	10.2.8	1	1	1	-	DCB9	DCB8	SAPB 2	SAPB 1	SAPB 0	APB2	APB1	APB0		APB: adjust the operational amplifier DCB: adjust the booster
					-	DCB7	DCB6	DCB5	DCB4	DCB3	DCB2	DCB1	DCB0		Voltage
		0	1	1	-	1	1	0	0	0	1	0	0	(C4h)	In partial mode + Full
PWCTR5	10.2.9	1	1	1	-	DCC9	DCC8	SAPC 2	SAPC 1	SAPC 0	APC2	APC1	APC0		APC: adjust the
PWCIRS	10.2.9	1	1	1	-	DCC7	DCC6	DCC5	DCC4	DCC3	DCC2	DCC1	DCC0		operational amplifier DCC: adjust the booster circuit for Idle mode
VALOTE	10.0.10	0	1	1	-	1	1	0	0	0	1	0	1	(C5h)	VCOM control 1
VMCTR1	10.2.10	1	1	1	-	-	-	VCOMS 5	VCOMS 4	VCOMS 3	VCOMS 2	VCOMS	VCOMS 0		VCOM voltage control
		0	1	1	-	1	1	0	0	0	1	1	1	(C7h)	Set VCOM offset control
VMOFCTR	10.2.11	1	1	1	-	-	-	-	VMF4	VMF3	VMF2	VMF1	VMF0		
		0	1	1	-	1	1	0	1	0	0	0	1	(D1h)	Set LCM version code
WRID2	10.2.12	1	1	1	-	-	ID2[6]	ID2[5]	ID2[4]	ID2[3]	ID2[2]	ID2[1]	ID2[0]		

"-": Don't care

Note 1: C0h to C7h are fixed for about power controller

Table 10.2.3 Panel Function Command List (3)

Instruction	Refer	D/CX	WRX	RDX	D17-8	<u>`</u>	D6	D5	D4	D3	D2	D1	D0	Hex	Function
		0	↑	1	-	1	1	0	1	0	0	1	0	(D2h)	Customer Project
WDIDa	10 0 10	O		'		'	'		'		O	'		(DZII)	code
WRID3	10.2.13														Set the project code
		1	1	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		at ID3
		0	1	1	-	1	1	0	1	1	0	0	1	(D9)	
NVCTR1	10.2.14	1	1	1	-	0	VMF	ID2	0	0	0	0	EXT_		NVM control status
			'				_EN	_EN	_				R		
NVCTR2	10.2.15	0	1	1	-	1	1	0	1	1	1	1	0	(DEh)	NVM Read Command
TWOTTE	10.2.10	1	1	1	1	1	0	1	0	0	1	0	1	A5	Action code
		0	1	1	-	1	1	0	1	1	1	1	1	(DFh)	NVM Write Command
		1	•	1		NVM_	NVM_	NVM_	NVM_	NVM_	NVM _	NVM_	NVM_		
NVCTR3	10.2.16	ı	1	ı	-	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0		
11101110	10.2.10	1	•	1		NVM_	NVM_	NVM_	NVM_	NVM_	NVM_	NVM_	NVM_		
		ı	1	'	-	CMD7	CMD6	CMD5	CMD4	CMD3	CMD2	CMD1	CMD0		
		1	↑	1	-	1	0	1	0	0	1	0	1	A5	

[&]quot;-": Don't care

Note 1: The D1h to D3h registers are fixed for about ID code setting.

Note 2: The D9h, DEh and DFh registers are used for NV Memory function controller. (Ex: write, clear, etc.)

Table 10.2.4 Panel Fund	tion Command List (4)	
-------------------------	-----------------------	--

Table 10.2.4 Instruction			ĺ			D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
		0	1	1	-	1	1	1	0	0	0	0	0	(E0h)	Set
		1	1	1	-			VRFP[5]	VRFP[4]	VRFP[3]	VRFP[2]	VRFP[1]	VRF0P[0]		Gamma
		1	↑	1	-			VOS0P[5]	VOS0P[4]	VOS0P[3]	VOS0P[2]	VOS0P[1]	VOS0P[0]		adjustment
		1	1	1	-			PKP0[5]	PKP0[4]	PKP0[3]	PKP0[2]	PKP0[1]	PKP0[0]		(+ polarity)
		1	1	1	-			PKP1[5]	PKP1[4]	PKP1[3]	PKP1[2]	PKP1[1]	PKP1[0]		
		1	↑	1	-			PKP2[5]	PKP2[4]	PKP2[3]	PKP2[2]	PKP2[1]	PKP2[0]		
		1	1	1	-			PKP3[5]	PKP3[4]	PKP3[3]	PKP3[2]	PKP3[1]	PKP3[0]		
		1	1	1	-			PKP4[5]	PKP4[4]	PKP4[3]	PKP4[2]	PKP4[1]	PKP4[0]		
GAMCTRP11	0 2 1 7	1	↑	1	-			PKP5[5]	PKP5[4]	PKP5[3]	PKP5[2]	PKP5[1]	PKP5[0]		
C, avio i i i i	0.2.17	1	1	1	-			PKP6[5]	PKP6[4]	PKP6[3]	PKP6[2]	PKP6[1]	PKP6[0]		
		1	↑	1	-			PKP7[5]	PKP7[4]	PKP7[3]	PKP7[2]	PKP7[1]	PKP7[0]		
		1	↑	1	-			PKP8[5]	PKP8[4]	PKP8[3]	PKP8[2]	PKP8[1]	PKP8[0]		
		1	↑	1				PKP9[5]	PKP9[4]	PKP9[3]	PKP9[2]	PKP9[1]	PKP9[0]		
		1	1	1	-			SELV0P[5]	SELV0P[4]	SELV0P[3]	SELV0P[2]	SELV0P[1]	SELV0P[0]		
		1	↑	1	-			SELV1P[5]	SELV1P[4]	SELV1P[3]	SELV1P[2]	SELV1P[1]	SELV1P[0]		
		1	1	1				SELV62P[5]	SELV62P[4]	SELV62P[3]	SELV62P[2]	SELV62P[1]	SELV62P[0]		
		1	1	1	-			SELV63P[5]	SELV63P[4]	SELV63P[3]	SELV63P[2]	SELV63P[1]	SELV63P[0]		
		0	↑	1	-	1	1	1	0	0	0	0	1	(E1h)	Set
		1	↑	1	-			VRF0N[5]	VRF0N[4]	VRF0N[3]	VRF0N[2]	VRF0N[1]	VRF0N[0]		Gamma
		1	↑	1	-			VOS0N[5]	VOS0N[4]	VOS0N[3]	VOS0N[2]	VOS0N[1]	VOS0N[0]		adjustment
		1	↑	1	-			PKN0[5]	PKN0[4]	PKN0[3]	PKN0[2]	PKN0[1]	PKN0[0]		(- polarity)
		1	↑	1	-			PKN1[5]	PKN1[4]	PKN1[3]	PKN1[2]	PKN1[1]	PKN1[0]		
		1	↑	1	-			PKN2[5]	PKN2[4]	PKN2[3]	PKN2[2]	PKN2[1]	PKN2[0]		
		1	↑	1	-			PKN3[5]	PKN3[4]	PKN3[3]	PKN3[2]	PKN3[1]	PKN3[0]		
		1	↑	1	-			PKN4[5]	PKN4[4]	PKN4[3]	PKN4[2]	PKN4[1]	PKN4[0]		
GAMCTRN11	0.2.18	1	↑	1	-			PKN5[5]	PKN5[4]	PKN5[3]	PKN5[2]	PKN5[1]	PKN5[0]		
		1	↑	1	-			PKN6[5]	PKN6[4]	PKN6[3]	PKN6[2]	PKN6[1]	PKN6[0]		
		1	↑	1	-			PKN7[5]	PKN7[4]	PKN7[3]	PKN7[2]	PKN7[1]	PKN7[0]		
		1	↑	1	-			PKN8[5]	PKN8[4]	PKN8[3]	PKN8[2]	PKN8[1]	PKN8[0]		
		1	1	1	-			PKN9[5]	PKN9[4]	PKN9[3]	PKN9[2]	PKN9[1]	PKN9[0]		
		1	1	1	-			SELV0N[5]	SELV0N[4]	SELV0N[3]	SELV0N[2]	SELV0N[1]	SELV0N[0]		
		1	1	1	-			SELV1N[5]	SELV1N[4]	SELV1N[3]	SELV1N[2]	SELV1N[1]	SELV1N[0]		
		1	1	1	-			SELV62N[5]	SELV62N[4]	SELV62N[3]	SELV62N[2]	SELV62N[1]	SELV62N[0]		
		1	1	1	-			SELV63N[5]	SELV63N[4]	SELV63N[3]	SELV63N[2]	SELV63N[1]	SELV63N[0]		

"-": Don't care

Note 1: E0-E1 registers are fixed for adjusting Gamma

10.2.1 FRMCTR1 (B1h): Frame Rate Control (In normal mode/ Full colors)

B1H	,					`	R1 (Frame		ntrol)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEV
FRMCTR1	0	↑ ↑	1	D17-0	1	0	1	1	0	0	0	1	HEX (D4h)
1 st parameter	1	<u> </u>	1	-	-	-	-	-	RTNA3	RTNA2	RTNA1	RTNA0	(B1h)
2 nd parameter	1	<u> </u>	1	-	_	_	FPA5	FPA4	FPA3	FPA2	FPA1	FPA0	
3 rd parameter	1	<u> </u>	1	-	_	_	BPA5	BPA4	BPA3	BPA2	BPA1	BPA0	
Description		rate=fos		of the full A x 2 + 40									
			Status	S					Default V	alue			
							GM[1:	0] = "00"		GM	[1:0] = "11	"	
Default		Pow	er On Se	equence			01h/2	Ch/2Dh		011	h/2Ch/2Bh	1	
Delault			S/W Re	set			01h/2	Ch/2Dh		011	h/2Ch/2Bh	1	
			H/W Re	set			01h/2	Ch/2Dh		011	h/2Ch/2Bh	1	
Flow Chart			_		FRMCT	neter			Param Disp Action Sequentians	neter / lay	 		

10.2.2 FRMCTR2 (B2h): Frame Rate Control (In Idle mode/ 8-colors)

В2Н						FRMCT	R2 (Frame	e Rate Co	ntrol)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
FRMCTR2	0	1	1	-	1	0	1	1	0	0	1	0	(B2h)
1 st parameter	1	<u> </u>	1	-	-	-	-	-	RTNB3	RTNB2	RTNB1	RTNB0	,
2 nd parameter	1	↑	1	-	-	-	FPB5	FPB4	FPB3	FPB2	FPB1	FPB0	
3 rd parameter	1	↑	1	-	•	-	BPB5	BPB4	BPB3	BPB2	BPB1	BPB0	
Description		rate=fos		of the Idle			3 + BPB))						
			Status	S					Default V	alue			
							GM[1:	0] = "00"		GM	l[1:0] = "11	"	
Default		Pow	er On Se	equence			01h/2	Ch/2Dh		01	h/2Ch/2Bh	1	
Doladii			S/W Re	set			01h/2	Ch/2Dh		01	h/2Ch/2Bh	1	
			H/W Re	set			01h/2	Ch/2Dh		01	h/2Ch/2Bh	1	<u> </u>
Flow Chart					t Parard parail	neter			Param Displ Action Seque trans	neter / lay	7 		

10.2.3 FRMCTR3 (B3h): Frame Rate Control (In Partial mode/ full colors)

взн					F	RMCT	R3 (Fram	e Rate Co	ntrol)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	НЕ
FRMCTR3	0	1	1	-	1	0	1	1	0	0	1	1	(B
1 st parameter	1	1	1	-	-	-	-	-	RTNC	RTNC	RTNC	RTNC	
2 nd parameter	1	1	1	-	-	-	FPC5	FPC4	FPC3	FPC2	FPC1	FPC0	
3 rd parameter	1	1	1	-	-	-	BPC5	BPC4	BPC3	BPC2	BPC1	BPC0	
4 th parameter	1	1	1	-	-	-	-	-	RTND	RTND	RTND	RTND	
5 th parameter	1	1	1	-	-	-	FPD5	FPD4	FPD3	FPD2	FPD1	FPD0	
6 th parameter	1	1	1	-	-	-	BPD5	BPD4	BPD3	BPD2	BPD1	BPD0	
Description	- 1st par	rameter t rameter t rate=fos	o 3rd pa	rameter a	re used re used	in dot in in line i	nversion m nversion n C + BPC))	node.					
	1030 = 1	OZOKI IZ	01.1						D (1/1)	, ,			<u> </u>
			Status				CM(4)	01 "00"	Default V		1[4.0] "4.4	"	l
		Dow	or On Co	~onoo		01		0] = "00" h/01h/2Ch	/2Dh		1[1:0] = "11		
Default		POW	er On Se S/W Re	•		-		h/01h/2Ch/			2Bh/01h/2 2Bh/01h/2		ł
			H/W Re			-		h/01h/2Ch			2Bh/01h/2		1
			11/00 176	SEL		U	11/2011/20	11/0111/2011	ZDII	0111/2011/	2011/0111/2	CII/ZDII	J
								 	Lege		!		
Flow Chart			/	1s	T Param	neter			Param	lay	 		

10.2.4 INVCTR (B4h): Display Inversion Control

10.2.4 INVC	111 (3-11	17. 210	nay iiiv	0101011									
B4H	D/OY	MIDN	DDY	D47.5				sion Cor		D.C.	5.	D.C.	LIEV
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
INVCTR Parameter	0	↑ ↑	1	-	0	0	0	0	0	1 NLA	0 NLB	0 NLC	(B4h)
ramoo	-Display	Inversion	mode co			ode (Nori	mal mode	e on)				NLO	
		NLA				Inve	rsion sett	ing in full		ormal mod	de		
		0						Dot Inve					
.	-NLB: In		etting in l	dle mode	(Idle mod	le on)		Line inv	0101011				
Description		NLB					Inversi	on setting		node			
		0						Dot Inve					
		1						Line Inve					
	-NLC: In	version se	etting in f	ull colors	partial mo			on / Idle m		artial mod	<u> </u>		
		0				IIIVC	131011 301	Dot Inve		artial mod			
		1						Line Inve					
					Status				Default	Value			
									B4				
Default				Powe	r On Seq	uence			03				
Doradit					S/W Rese				03				
				ŀ	I/W Rese	et			03	h			
Flow Chart					NVCTR Parame	ter	7		Parame Displa Action Mode	eter /			


10.2.5 PWCTR1 (C0h): Power Control 1

СОН						PWCTR1	(Power	Control 1)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PWCTR1	0	↑	1	_	1	1	0	0	0	0	0	0	(C0h)
1 st parameter	1	<u> </u>	1	-	1) VRHP4	VRHP3	VRHP2		VRHP0	(2011)
2 nd parameter	1	<u></u>	1	_	0	0	0		VRHN3	VRHN2		VRHN0	
3 rd parameter	 1	<u> </u>	1	-	MODE[1]			0	0	1	0	0	
5 parameter		'				INIODE[0]			U	l		U	1
		VDD[2:0	UJ		VDD			DDE[1:0]			CTION		4
	_	000			.5		00			2X			4
	0	01		4	.6		01			3X			
	0	10		4	.7		10			AUT	C		
	0	11		4	.8		11			3X			1
	1	00		4	.9					l .			_
	-	01		5									
	-	10			.1								
	-				on't use	thic cotti	na						
	1	11			eserve fo								
	·												
		VRHP[4:0]	GV	DD		VRH	N[4:0]		GVCL			
		00000		4.7			0000			-4.7			
		00001		4.6			0000			-4.65			
		00010		4.6			0001			-4.6			
		00011		4.5			0001			-4.55			
		00100		4.5			0010			-4.5			
		00101		4.4			0010			-4.45			
		00110		4.4			0011			-4.4			
		00111		4.3			0011			-4.35			
		01000		4.3			0100			-4.3 -4.25			
Description		01001		4.2 4.2			0100			-4.25 -4.2			
		01010 01011		4.2			010			-4.2 -4.15			
		01100		4.1			0110			-4.15			
		01101		4.0			0110			-4.05			
		01110		4	<u> </u>		0111			-4			
		01111		3.9	5		0111			-3.95			
		10000		3.9			1000			-3.9			
		10001		3.8			1000			-3.85			
		10010		3.8			1001	10		-3.8			
		10011		3.7	5		1001	11		-3.75			
		10100		3.7			1010	00		-3.7			
		10101		3.6	5		1010)1		-3.65			
		10110		3.6			1011	0		-3.6			
		10111		3.5	5		1011			-3.55			
		11000		3.5			1100			-3.5			
		11001		3.4			1100			-3.45			
		11010		3.4			1101			-3.4			
		11011		3.3			1101			-3.35			
		11100		3.3			1110			-3.3			
		11101		3.2			1110			-3.25			
		11110		3.2			1111			-3.2			
		11111		3.1	5		1111	1		-3.15			

	Status		Availability
	Normal Mode On, Idle Mo	ode Off. Sleep Out	Yes
Register	Normal Mode On, Idle Mo		Yes
Availability	Partial Mode On, Idle Mo		Yes
	Partial Mode On, Idle Mo		Yes
	Sleep In	•	Yes
	0		
	Status	Default Value	
	Power On Sequence	C0h 82h/02h/84h	
Default	S/W Reset	82h/02h/84h	
	H/W Reset	82h/02h/84h	
	11/W Keset	0211/0211/0411	
		PWCTR1	Parameter Display


10.2.6 PWCTR2 (C1h): Power Control 2

C1H						P\	NCTR2 (I	Power (Control 2)				
	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PWCTR2	0	↑ ↑	1	-	1	1	0	0	0	0	0	1	(C1h)
1 st parameter	1		1		VGH25[1]			-			VGHBT[1]		, ,
· parameter		he VGE			bly power l		1	I	1.05055[1]	V 0 2 0 2 2 [0]	VO(181[1]	V 01 12 1[0]	
	Oct	inc voi	i and v	OL Supp	-								
						GH25[1:0		V25					
					00)		2.1					
					01			2.2					
					10)		2.3					
					11			2.4					
					<u> </u>								
				VGHB	T[1:0]	V	GH						
				00		2,	AVDD+	VGH25					
Description				01		3,	AVDD						
				10		3,	AVDD+	VGH25					
				11					tting, reserv	e for testin	na		
				<u> </u>			0111 000	11110 00	tting, rooor	70 101 100111	ig.		
					V	GLSEL[1:	01	VGI					
					00		-,	-7.5					
					01			-10	•				
					10			-12	5				
					_				.5				
					11			-13					
Restriction					GH/ VGL	between	with Me	asurer	nent and S	pecification	: Max <= 1	V	
restriction	-VGI	H-VGL	<= 32\	/									
	5	Status								Availabi	lity		
	١	Normal			e Mode C					Yes	,		
Register					e Mode C					Yes			
Availability					Mode Of					Yes			
				On, Idle	Mode O	n, Sleep (Out			Yes			
	5	Sleep Ir	1							Yes			
		Status				Defa	ult Value						
						C1h							
Default		Power	On Se	quence)	C5h							
		S/W Re				C5h							1
		H/W R				C5h							1
						•							




10.2.7 PWCTR3 (C2h): Power Control 3 (in Normal mode/ Full colors)

C2H						PWCTR3	(Power 0	Control 3)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PWCTR3	0	1	1	-	1	1	0	0	0	0	1	0	(C2h
1 st parameter	1	<u>†</u>	1	-	DCA9	DCA8	SAPA2	SAPA1	SAPA0	APA2	APA1	APA0	`
2 nd parameter	1	1	1	-	DCA7	DCA6	DCA5	DCA4	DCA3	DCA2	DCA1	DCA0	
Description	-Set the	e amount the amo	of curre unt of fixe 000 001 010 101 110 111	ed curre	Amoun Amoun Operat Small Mediur Mediur Large Reserv Amoun	amplifier the fixed of Currical tof Currical	r in norm	al mode, cource in perational amp	/full color the oper al Amplifi plifier sto	rs. rational a		for the so	ource
			110 111		Reserv Reserv	ed	node/ full	colors.					
	-Set the	Booster	DCA	9:8]	DCA[7:6]	DCA[5		DCA[3:		DCA[1:0	-	
		00	DCA BCL	<mark>9:8]</mark> (/1	DCA[<mark>7:6]</mark> //1	BCLK/	<u>'</u> 1	BCLK/	1	BCLK/1		
		00 01	BCLF BCLF	9:8] (/1 (/1.5	DCA[BCLK BCLK	<mark>7:6]</mark> 7/1 7/1.5	BCLK/	/1 /1.5	BCLK/	1.5	BCLK/1	.5	
		00 01 10	BCLF BCLF BCLF	9:8] (/1 (/1.5 (/2	BCLK BCLK BCLK	<mark>7:6]</mark> //1 //1.5 //2	BCLK/ BCLK/	/1 /1.5 /2	BCLK/2	1 1.5 2	BCLK/1 BCLK/1 BCLK/2	.5	
		00 01	BCLF BCLF	9:8] (/1 (/1.5 (/2	DCA[BCLK BCLK	<mark>7:6]</mark> //1 //1.5 //2	BCLK/	/1 /1.5 /2	BCLK/	1 1.5 2	BCLK/1	.5	
		00 01 10	BCLF BCLF BCLF BCLF	9:8] (/1 (/1.5 (/2 (/4	BCLK BCLK BCLK BCLK	7:6] //1 //1.5 //2 //4	BCLK/ BCLK/ BCLK/	/1 /1.5 /2	BCLK/2	1 1.5 2	BCLK/1 BCLK/1 BCLK/2	.5	
	Note: B Stat Nor Nor	00 01 10 11 CLK is C	BCLF BCLF BCLF BCLF BCLF BCLF BCLF BCLF	9:8] (/1 (/1.5 (/2 (/4 uency fore Mode	BCLK BCLK BCLK BCLK Or Booste	7:6] 7/1 7/1.5 7/2 7/4 er circuit ep Out	BCLK/ BCLK/ BCLK/	/1 /1.5 /2	BCLK/2 BCLK/2 BCLK/2 Ava	1 1.5 2 4 ailability	BCLK/1 BCLK/1 BCLK/2	.5	
Register Availability	Note: B Stat Nor Nor Pari Pari	00 01 10 11 CLK is C	BCLF BCLF BCLF BCLF BCLF BCLF BCLF BCLF	9:8] (/1 (/1.5 (/2 (/4 uency for e Mode e Mode e Mode o Mode C	BCLK BCLK BCLK BCLK Or Booste Off, Slee	7:6] 7/1 7/1.5 7/2 7/4 er circuit ep Out ep Out	BCLK/ BCLK/ BCLK/	/1 /1.5 /2	BCLK/2 BCLK/2 BCLK/2 Ava	1 1.5 2 4 ailability	BCLK/1 BCLK/1 BCLK/2	.5	
	Note: B Stat Nor Nor Pari Pari Slee	00 01 10 11 CLK is C us mal Moderal Mo	BCLF BCLF BCLF BCLF BCLF BCLF BCLF BCLF	9:8] (/1 (/1.5 (/2 (/4 uency for e Mode e Mode e Mode o Mode C	BCLK BCLK BCLK BCLK BCLK Or Booste Off, Sleep On, Sleep On, Sleep On, Sleep Dn, Sleep	7:6] 7/1 7/1.5 7/2 7/4 Per circuit Per Out O Out O Out	BCLK/ BCLK/ BCLK/	/1 /1.5 /2	BCLK/2 BCLK/2 BCLK/2 BCLK/2 Ava Yes Yes Yes	1 1.5 2 4 ailability	BCLK/1 BCLK/1 BCLK/2	.5	
	Note: B Stat Nor. Nor. Part Slee	00 01 10 11 CLK is Cous mal Modernal Mo	BCLF BCLF BCLF BCLF BCLF BCLF BCLF BCLF	9:8] (/1 (/1.5 (/2 (/4 uency for e Mode e Mode c Mode C	DCA[BCLK BCLK BCLK BCLK BCLK Orr Booste Off, Sleep On, Sleep	7:6] 7/1 7/1.5 7/2 7/4 Per circuit Per Out O Out O Out	BCLK/ BCLK/ BCLK/	/1 /1.5 /2	BCLK/2 BCLK/2 BCLK/2 BCLK/2 Ava Yes Yes Yes	1 1.5 2 4 ailability	BCLK/1 BCLK/1 BCLK/2	.5	




10.2.8 PWCTR4 (C3h): Power Control 4 (in Idle mode/ 8-colors)

Inst / Para	СЗН						PWCTR4	(Power (Control 4)						
1" parameter	Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
1" parameter	PWCTR4	0	↑	1	-	1	1	0	0	0	0	1	1	(C3h)		
2" parameter 1	1 st parameter	1	<u>,</u>	1	-	DCB9	DCB8	SAPB2	SAPB1	SAPB0	APB2	APB1	APB0	, ,		
-Set the amount of current in Operational amplifier in Idle mode/8 colorsAdjust the amount of fixed current from the fixed current source in the operational amplifier for the source driver. AP[2.0]		1	<u>'</u>	1	-											
Description	2 parameter	-Set the		AP[000 001 010 101 110 111 SAF	ed currer	Amount of Current in Operational Amplifier Operation of the operational amplifier stops Small Medium Low Medium High Large Reserved Reserved										
DCB[9:8] DCB[7:6] DCB[5:4] DCB[3:2] DCB[1:0]	Description	-Sat the	» Roosto	001 010 011 100 101 110		Small Medium Medium Medium Large Reserv	Small Medium Low Medium Medium Large Reserved									
Dotault Dota		-361 1116	DOOSIE							DCB[3	·21	DCB[1:	01			
01 BCLK/1.5 BCLK/1.5 BCLK/1.5 BCLK/1.5 BCLK/1.5 BCLK/1.5 10 BCLK/2 BCLK/2 BCLK/2 BCLK/2 11 BCLK/4 BCLK/4 BCLK/4 BCLK/4 BCLK/4 Note: BCLK is Clock frequency for Booster circuit Status			00				-	_				_	-			
10																
Status						_	+ + + + + + + + + + + + + + + + + + + +									
Note: BCLK is Clock frequency for Booster circuit Status																
Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value C3h Power On Sequence 8Ah/2Eh S/W Reset 8Ah/2Eh									4	IBCEN,	†	BCLN4	•			
Register Availability Register Availability Register Availability Register Availability Register Availability Register Availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value C3h Power On Sequence 8Ah/2Eh S/W Reset 8Ah/2Eh		Stat	tus							Ava	ailability					
Availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Value C3h Power On Sequence S/W Reset 8Ah/2Eh		Nor	mal Mod							Yes	3					
Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes	Register															
Sleep In Yes	Availability															
Status Default Value C3h				; On, luie	ivioue C	ni, Sieel	Out									
C3h Power On Sequence		0.00	ур III							1.00						
S/W Reset 8Ah/2Eh	Default			`~~		C3l	C3h									
	Delault			sequence	е											




10.2.9 PWCTR5 (C4h): Power Control 5 (in Partial mode/ full-colors)

C4H						PWCTR5	(Power 0	Control 5)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
PWCTR5	0	↑	1	-	1	1	0	0	0	1	0	0	(C4h)	
1 st parameter	1	<u> </u>	1	-	DCC9	DCC8	SAPC2	SAPC1	SAPC0	APC2	APC1	APC0	, ,	
		<u></u>		-										
2 nd parameter			AP[: 000 001 010 011 100 101 110	ed curre	DCC7 DCC6 DCC5 DCC4 DCC3 DCC2 DCC1 DCC0 Perational amplifier in Partial mode/ full-colors. Interest from the fixed current source in the operational amplifier for the source Amount of Current in Operational Amplifier Operation of the operational amplifier stops Small Medium Low Medium High Large Reserved Reserved Amount of Current in Operational Amplifier Operation of the operational amplifier stops Small Medium High Large Reserved Medium Low Medium Low Medium High Large Reserved									
			110 111											
	-Set the	Booster	110 111 circuit S		Reserv Reserv	ed Partial mo			DCCI3	·2]	DCCI1	·0]	1	
	-Set the		110 111 circuit S	[9:8]	Reserve Reserv	ed Partial mo	DCC[5:4]	DCC[3	_	DCC[1	_		
		00	110 111 circuit S DCC BCL	[<mark>9:8]</mark> (/1	Reserve Reserv	ed Partial mo 7:6]	DCC[5 <mark>:4]</mark> /1	BCLK/	1	BCLK/	1		
		00 01	110 111 circuit S DCC BCLF BCLF	[9:8] (/1 (/1.5	Reserv Reserv ycle in F DCC[BCLK BCLK	ed Partial mo 7:6] //1 //1.5	DCC[S BCLK BCLK	<mark>5:4]</mark> /1 /1.5	BCLK/	1.5	BCLK/	1.5		
		00 01 10	110 111 circuit S DCC BCLF BCLF BCLF	[9:8] (/1 (/1.5 (/2	Reserv Reserv Cycle in F DCC[BCLK BCLK BCLK	ed Partial mo 7:6] 7/1 7/1.5	BCLK BCLK BCLK	5:4] /1 /1.5 /2	BCLK/ BCLK/	1 1.5 2	BCLK/	1 1.5 2		
		00 01 10 11	110 111 circuit S DCC BCLF BCLF BCLF	[9:8] (/1 (/1.5 (/2 (/4	Reserve Reserv	ed Partial mo 7:6] (/1 (/1.5 (/2 (/4	BCLK BCLK BCLK BCLK	5:4] /1 /1.5 /2	BCLK/	1 1.5 2	BCLK/	1 1.5 2		
	Note: B	00 01 10 11 CLK is C	110 111 circuit S DCC BCLF BCLF BCLF	[9:8] (/1 (/1.5 (/2 (/4	Reserve Reserv	ed Partial mo 7:6] (/1 (/1.5 (/2 (/4	BCLK BCLK BCLK BCLK	5:4] /1 /1.5 /2	BCLK/ BCLK/ BCLK/	1 1.5 2 4	BCLK/	1 1.5 2		
	Note: B	00 01 10 11 CLK is C	DCC BCLL BCLL BCLL BCLL BCLL	(9:8] (/1 (/1.5 (/2 (/4 (uency fo	Reserve Reserv	ed Partial mo 7:6] 5/1 5/1.5 5/2 5/4 er circuit	BCLK BCLK BCLK BCLK	5:4] /1 /1.5 /2	BCLK/ BCLK/ BCLK/ BCLK/	1 1.5 2 4 ailability	BCLK/	1 1.5 2		
	Note: B Stat Norr	00 01 10 11 CLK is C	BCLF BCLF BCLF BCLF BCLF BCLF BCLF BCLF	(9:8] (/1 (/1.5 (/2 (/4 (uency fo	Reserve Reserv	Partial mo 7:6] 5/1 5/1.5 5/2 5/4 er circuit	BCLK BCLK BCLK BCLK	5:4] /1 /1.5 /2	BCLK/BCLK/BCLK/BCLK/ABCL	1 1.5 2 4 ailability	BCLK/	1 1.5 2		
Register	Note: B Stat Nori	00 01 10 11 CLK is C	BCLF BCLF BCLF BCLF BCLF BCLF BCLF BCLF	9:8] (/1 (/1.5 (/2 (/4 quency for e Mode e Mode e Mode e	Reserve Reserv	Partial mo 7:6] 5/1 5/1.5 5/2 5/4 er circuit	BCLK BCLK BCLK BCLK	5:4] /1 /1.5 /2	BCLK/BCLK/BCLK/BCLK/ABCL	1 1.5 2 4 ailability	BCLK/	1 1.5 2		
Register	Note: B Stat Nori Nori Part	00 01 10 11 CLK is C	BCLF BCLF BCLF BCLF BCLF BCLF BCLF BCLF	(9:8] (/1 (/1.5 (/2 (/4 uency for e Mode e Mode o	Reserve Reserv	Partial mo 7:6] 7:6] 7:1 7:1 7:4 Par circuit Par Out Out	BCLK BCLK BCLK BCLK	5:4] /1 /1.5 /2	BCLK/BCLK/BCLK/BCLK/ABCL	1 1.5 2 4 ailability	BCLK/	1 1.5 2		
Register	Note: B Stat Nori Nori Part	00 01 10 11 CLK is C us mal Modemal Modeial Modeial Mode	BCLF BCLF BCLF BCLF BCLF BCLF BCLF BCLF	(9:8] (/1 (/1.5 (/2 (/4 uency for e Mode e Mode o	Reserve Reserv	Partial mo 7:6] 7:6] 7:1 7:1 7:4 Par circuit Par Out Out	BCLK BCLK BCLK BCLK	5:4] /1 /1.5 /2	BCLK/BCLK/BCLK/BCLK/AVA	1 1.5 2 4 ailability	BCLK/	1 1.5 2		
Register Availability	Note: B Stat Norr Norr Part Part Slee	00 01 10 11 CLK is C us mal Mode mal Mode ial Mode ial Mode	BCLF BCLF BCLF BCLF BCLF BCLF BCLF BCLF	(9:8] (/1 (/1.5 (/2 (/4 uency for e Mode e Mode o	Reserve Reserv	Partial mo 7:6] 7/1 7/1.5 7/2 7/4 Per circuit Per Out O Out O Out	DCC[standard DCC[standard BCLK BCLK	5:4] /1 /1.5 /2	BCLK/BCLK/BCLK/BCLK/BCLK/BCLK/BCLK/BCLK/	1 1.5 2 4 ailability	BCLK/	1 1.5 2		
Register	Note: B Stat Norr Norr Part Part Slee	00 01 10 11 CLK is C us mal Mode mal Mode ital Mode	BCLF BCLF BCLF BCLF BCLF BCLF BCLF BCLF	(9:8] (/1 (/1.5 (/2 (/4 uency for e Mode e Mode o	Reserve Reserv	Partial mo 7:6] 7/1 7/1.5 7/2 7/4 Per circuit Per Out O Out O Out	DCC[standard DCC[standard BCLK BCLK	5:4] /1 /1.5 /2	BCLK/BCLK/BCLK/BCLK/BCLK/BCLK/BCLK/BCLK/	1 1.5 2 4 ailability	BCLK/	1 1.5 2		
Register Availability	Note: B Stat Norr Norr Part Part Slee	00 01 10 11 CLK is C us mal Mode mal Mode cial Mode cial Mode	BCLF BCLF BCLF BCLF BCLF BCLF BCLF BCLF	(9:8] (/1 (/1.5 (/2 (/4 (uency for e Mode (e Mode (e Mode C	Reserve Reserv	Partial mo 7:6] 7:6] 7:6 7:7 7:7 7:7 7:7 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	DCC[standard DCC[standard BCLK BCLK	5:4] /1 /1.5 /2	BCLK/BCLK/BCLK/BCLK/BCLK/BCLK/BCLK/BCLK/	1 1.5 2 4 ailability	BCLK/	1 1.5 2		
Register	Note: B Stat Norr Norr Part Slee	00 01 10 11 CLK is C us mal Mode mal Mode ial Mode ial Mode	BCLF BCLF BCLF BCLF BCLF BCLF BCLF BCLF	(9:8] (/1 (/1.5 (/2 (/4 (uency for e Mode (e Mode (e Mode C	Reserve Reserv	Partial mo 7:6] 7/1 7/1.5 7/2 7/4 Per circuit Per Out O Out O Out	DCC[standard DCC[standard BCLK BCLK	5:4] /1 /1.5 /2	BCLK/BCLK/BCLK/BCLK/BCLK/BCLK/BCLK/BCLK/	1 1.5 2 4 ailability	BCLK/	1 1.5 2		



10.2.10 VMCTR1 (C5h): VCOM Control 1

C5H	VMCTR1 (VCOM Control 1)													
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D!	5	D4	D3	D2	D1	D0	HEX
VMCTR1	0	1	1	-	1	1	0		0	0	1	0	1	(C5h)
1 st parameter	1	1	1	-	-	-	VCON	AS5	VCOMS 4	VCOMS 3	VCOMS 2	VCOMS 1	VCOMS 0	
	VCOM	VCOMS	etting.		VCOMS				VCOM			VCOM	c	
		[5:0]	VCOM		[5:0]	VCC	M		[5:0]	vcc	DM	[5:0]	1 V(СОМ
	0	000000	-0.425	16	010000	-0.8		32	100000					.625
	1	000001	-0.45	17	010001	-0.8		33	10000					1.65
	2	000010	-0.475	18	010010	-0.8		34	100010					.675
	3	000011	-0.5	19	010011	-0.		35	10001					1.7
	4	000100	-0.525	20	010100	-0.9		36	100100					.725
	5	000101	-0.55	21	010101	-0.9		37	10010					1.75
Description	6 000110 7 000111		-0.575 -0.6	22	010110	-0.9 ⁻			100110					.775 1.8
								39						
	8	001000	-0.625	24	011000	-1.0	25	40	101000) -1.4	25 56	11100	0 -1	.825
	9	001001	-0.65	25	011001	-1.0)5 41		10100	1 -1.4	57	11100	1 -	1.85
	10	001010	-0.675	26	011010	-1.0	75	42	101010) -1.4	75 58	11101	0 -1	.875
	11	001011	-0.7	27	011011	-1.	1	43	10101	1 -1.	5 59	11101	1 -	1.9
	12	001100	-0.725	28	011100	-1.1	25	44	101100) -1.5	25 60	11110	0 -1	.925
	13	001101	-0.75	29	011101	-1.1	5	45	10110 ⁻	1 -1.5	55 61	11110	1 -	1.95
	14	001110	-0.775	30	011110	-1.1	75	46	101110) -1.5	75 62	11111	0 -1	.975
	15	001111	-0.8	31	011111	-1.:	2	47	10111	1 -1.	6 63	11111	1	-2
	Sta	atus								Ava	ilability			
			e On, Idle	Mode	Off, Sleep	Out				Yes				
Register	No	rmal Mod	e On, Idle	Mode	On, Sleep	Out				Yes				
Availability					Off, Sleep					Yes				
			On, Idle	Mode C	On, Sleep	Out				Yes				
	SIE	ep In								Yes				
	St	atus			Default Va	lue								
Default	D,	ower On S	Seguence		<u>C5h</u> 04h									
Delault		W Reset	equence		04h									
	H/W Reset 04h													
				<u> </u>										



10.2.11 VMOFCTR (C7h): VCOM Offset Control

C7H	VMOFCTR (VCOM Offset Control)															
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
VMOFCTR	0	↑	1		1	1	0	0	0	1	1	1	(C7h)			
Parameter	1	<u> </u>	1			-	-	VMF4	VMF3	VMF2	VMF1	VMF0	(0111)			
	-Set VCO	Set VCOM Voltage level for reduce the flicker issue														
	-Before use command 0xC7, the bit VMF_EN of command 0xD9 must be enabled (set to 1).															
				VMF	[4]	VM	F[3:0]	V	COM Ou	COM Output Level						
				0		0	000		"VCOM	IS"-16d						
				0		0	001		"VCOM	IS"-15d						
				0												
				0		1	110		"VCON	/IS"-2d						
Description				0		1	111		"VCON	//S"-1d						
				1		0	000		"VCC	DMS"						
				1		0	001		"VCON	1S"+1d						
				1		0	010		"VCOM	1S"+2d						
				1												
				1		1	110		"VCOM	S"+14d						
				1		1	111		"VCOM	S"+15d						
	- 1d=25mV, 2d=50mV 3d=75mv															
	Statu	S							Ava	ilability						
				dle Mode	Yes	Yes										
Register Availability					On, Slee		Yes Yes									
Availability										Yes Yes						
	Sleep In Yes															
	Stat	us			Default V	alue										
5 ()	Pow	er On S	oguen		C7h e 10h											
Default		Reset	equen		10h											
		Reset			10h											
Flow Chart				2	VMF[4:: CMC Para	DETR (C7h) I) Enable D9h 40h MF[4:0] regis MD C7h ara XXh I) disable D9h a 00h I Prog flow	ter	Con Para	gend ameter spla y ctio n lode uentia	1 						

10.2.12 WRID2 (D1h): Write ID2 Value

D1H	WRID2 (Write ID2 Value)													
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
WRID2	0	1	1	-	1	1	0	1	0	0	0	1	(D1h)	
Parameter	1	↑	1	-	-	ID25	ID24	ID23	ID22	ID21	ID20	-		
Description	-Write 7-bit data of LCD module version to save it to NVMThe parameter ID2[6:0] is LCD Module version ID.													
Flow Chart	-Write 7-bit data of LCD module version to save it to NVM.													

10.2.13 WRID3 (D2h): Write ID3 Value

D2H						WRID3 (Write ID:	3 Value)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRID3	0	1	1	-	1	1	0	1	0	0	1	0	(D2h)
Parameter	1 1 - ID37 ID36 ID35 ID34 ID33 ID32 ID31 ID30												1
Description	-Write 8-bit data of project code module to save it to NVMThe parameter ID3[7:0] is product project ID.												
Flow Chart													

10.2.14 NVFCTR1 (D9h): NVM Control Status

D9H					NVFCTR	1 (NV Men	nory Fund	ction Co	ntroller 1	1)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
NVFCTR1	0	1	1	-	1	1	0	0	1	0	0	1	(D9h)	
parameter	1	1	↑	-	0	VMF_EN	ID2_EN	0	0	0	0	EXT_R		
	-NVM co	ontrol sta	tus											
	Bit Value													
Description		VMF_			"1" = Command C7h enable ; "0" = Command C7h disable									
		ID2_				"1" = Com								
		EXT	_R		R	ead: extens	sion comm		us, "1" fo Don't care		, "0" for o	disable.		
	Sta	atus			Defa	ult Value								
					D9h									
Default	Ро	wer On	Sequen	се	00h									
	SΛ	N Reset	t		00h									
	НΛ	N Reset	t		00h									
Flow Chart					NVFCTR ▼ 1st Para			P P S S S S S S S S S S S S S S S S S S	arameter Display Action Mode equential transter					

10.2.15 NVFCTR2 (DEh): NVM Read Command


DEH		NVFCTR1 (NV Memory Function Controller 2)											
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
NVFCTR2	0	1	1	-	1	1	0	1	1	1	1	0	(DEh)
1 st parameter	1	↑	1		1	1	1	1	0	1	0	1	F5
2 nd parameter	1	1 1 1 0 1 0 0 1 A5											A5
Description		NVM Read Command NOTE: "-" Don't care											
Flow Chart				1si	NVFCTR	-5h			Parame Displa Actio	and eter /			

10.2.16 NVFCTR3 (DFh): NVM Write Command

DFH					N	NVFCTR1	(NV Memo	ory Functi	ion Contro	oller 3			
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
NVFCTR1	0	↑	1	-	1	1	0	1	1	1	1	1	(DFh)
1 st parameter	1	↑	1		NVM_CMD7	NVM_CMD6	NVM_CMD5	NVM_CMD4	NVM_CMD3	NVM_CMD2	NVM_CMD1	NVM_CMD0	
2 nd parameter	1	↑	1		1	0	1	0	0	1	0	1	A5
Description	-NVM_	Write Co	:0] : S	Select to	Program/	Erase ; Pr	ogram con	nmand : 3 <i>i</i>	Ah ; Erase	command	: C5h		
Flow Chart			Enne E. CM ernal	h/D1h/l able NV XTC = D F1h,	register D2h) /M : "1" 44h : 7.5V ON			Wait 20 Progra CMD D 1st Para 2nd Para Wait 20 Wait 20 EXTC = 6MD F1h, al VPP =	m Fh 3Ah A5h /M: "0" 04h		Para	mand meter play ion ode	1 1 1 1 1 1 1


10.2.17 GMCTRP1 (E0h): Gamma ('+'polarity) Correction Characteristics Setting

E0H					GMC	TRP0	ection Chara	cteristics Se	etting)						
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
GMCTRP1	0	1	1	-	1	1	1	0	0	0	0	0	(E0h		
1 st parameter	1	1	1	-	-	-	VRF0P[5]	VRF0P[4]	VF0P[3]	VRF0P[2]	VRF0P[1]	VRF0P[0]			
2 nd parameter	1	1	1	-	-	-	VOS0P[5]	VOS0P[4]	VOS0P[3]	VOS0P[2]	VOS0P[1]	VOS0P[0]			
3 rd parameter	1	1	1	-	-	-	PK0P[5]	PK0P[4]	PK0P[3]	PK0P[2]	PK0P[1]	PK0P[0]			
4 th parameter	1	1	1	-	-	-	PK1P[5]	PK1P[4]	PK1P[3]	PK1P[2]	PK1P[1]	PK1P[0]			
5 th parameter	1	↑	1	-	-	-	PK2P[5]	PK2P[4]	PK2P[3]	PK2P[2]	PK2P[1]	PK2P[0]			
6 th parameter	1	1	1	-	-	-	PK3P[5]	PK3P[4]	PK3P[3]	PK3P[2]	PK3P[1]	PK3P[0]			
7 th parameter	1	1	1	-	-	-	PK4P[5]	PK4P[4]	PK4P[3]	PK4P[2]	PK4P[1]	PK4P[0]			
8 th parameter	1	1	1	-	-	-	PK5P[5]	PK5P[4]	PK5P[3]	PK5P[2]	PK5P[1]	PK5P[0]			
9 th parameter	1	1	1	-	-	-	PK6P[5]	PK6P[4]	PK6P[3]	PK6P[2]	PK6P[1]	PK6P[0]			
10 th parameter	1	1	1	-	-	-	PK7P[5]	PK7P[4]	PK7P[3]	PK7P[2]	PK7P[1]	PK7P[0]			
11 th parameter	1	1	1	-	-	-	PK8P[5]	PK8P[4]	PK8P[3]	PK8P[2]	PK8P[1]	PK8P[0]			
12 th parameter	1	1	1	-	-	-	PK9P[5]	PK9P[4]	PK9P[3]	PK9P[2]	PK9P[1]	PK9P[0]			
13 th parameter	1	1	1	-	-	-	SELV0P[5]	SELV0P[4]	SELV0P[3]	SELV0P[2]	SELV0P[1]	SELV0P[0]			
14 th parameter	1	1	1	-	-	-	SELV1P[5]	SELV1P[4]	SELV1P[3]	SELV1P[2]	SELV1P[1]	SELV1P[0]			
15 th parameter	1	1	1	-	-	-	SELV62P[5]	SELV62P[4]	SELV62P[3]	SELV62P[2]	SELV62P[1]	SELV62P[0]			
16 th parameter	1	1	1	-	-	-	SELV63P[5]	SELV63P[4]	SELV63P[3]	SELV63P[2]	SELV63P[1]	SELV63P[0]			
		Regist					e Polarity	Set-up Contents							
		High le	evel ac	ljustme		VRF0I		Variable resistor VRHP							
							OP[5:0]	The voltage of V0 grayscale is selected by the 64 to 1 selector							
							1P[5:0]	The voltage of V1 grayscale is selected by the 64 to 1 selector							
						PK0P[The voltage of V3 grayscale is selected by the 64 to 1 selector							
						PK1P[The voltage of V4 grayscale is selected by the 64 to 1 selector							
						PK2P[The voltage of V12 grayscale is selected by the 64 to 1 selector							
						PK3P[•	The voltage of V20 grayscale is selected by the 64 to 1 selector							
Description		Mid lev	vel adj	ustmen	٠ _	PK4P		The voltage of V28 grayscale is selected by the 64 to 1 selector							
						PK5P[of V36 grayso						
						PK6P[of V44 grayso		•		_		
					PK7P[The voltage of V52 grayscale is selected by the 64 to 1 selector								
						PK8P[The voltage of V56 grayscale is selected by the 64 to 1 selector							
						PK9P[of V60 grayso						
							62P[5:0]	The voltage of V62 grayscale is selected by the 64 to 1 selector							
							63P[5:0]		of V63 grayso	cale is selecte	ed by the 64 to	o 1 selector			
	L	Low le	vel ad	ustmer	nt	VOS0	P[5:0]	Variable resi	stor VRLP				- 1		



10.2.18 GMCTRN1 (E1h): Gamma '-'polarity Correction Characteristics Setting

E1H				0	MCTF	RP0 (G	amma '+'pe	olarity Correc	tion Charac	teristics Set	ting)		
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
GMCTRP1	0	1	1	-	1	1	1	0	0	0	0	1	(E1h
1 st parameter	1	1	1	-	-	-	VRF0N[5]	VRF0N[4]	VF0N[3]	VRF0N[2]	VRF0N[1]	VRF0N[0]	
2 nd parameter	1	↑	1	-	-	-	VOS0N[5]	VOS0N[4]	VOS0N[3]	VOS0N[2]	VOS0N[1]	VOS0N[0]	
3 rd parameter	1	1	1	-	-	-	PK0N[5]	PK0N[4]	PK0N[3]	PK0N[2]	PK0N[1]	PK0N[0]	
4 th parameter	1	1	1	-	-	-	PK1N[5]	PK1N[4]	PK1N[3]	PK1N[2]	PK1N[1]	PK1N[0]	
5 th parameter	1	1	1	-	-	-	PK2N[5]	PK2N[4]	PK2N[3]	PK2N[2]	PK2N[1]	PK2N[0]	
6 th parameter	1	1	1	-	-	-	PK3N[5]	PK3N[4]	PK3N[3]	PK3N[2]	PK3N[1]	PK3N[0]	
7 th parameter	1	1	1	-	-	-	PK4N[5]	PK4N[4]	PK4N[3]	PK4N[2]	PK4N[1]	PK4N[0]	
8 th parameter	1	1	1	-	-	-	PK5N[5]	PK5N[4]	PK5N[3]	PK5N[2]	PK5N[1]	PK5N[0]	
9 th parameter	1	↑	1	-	-	-	PK6N[5]	PK6N[4]	PK6N[3]	PK6N[2]	PK6N[1]	PK6N[0]	
10 th parameter	1	↑	1	-	-	-	PK7N[5]	PK7N[4]	PK7N[3]	PK7N[2]	PK7N[1]	PK7N[0]	
11 th parameter	1	↑	1	-	-	-	PK8N[5]	PK8N[4]	PK8N[3]	PK8N[2]	PK8N[1]	PK8N[0]	
12 th parameter	1	↑	1	-	-	-	PK9[5]	PK9N[4]	PK9N[3]	PK9N[2]	PK9N[1]	PK9N[0]	
13 th parameter	1	1	1	-	-	-	SELV0N[5] SELV0N[4]	SELV0N[3]	SELV0N[2]	SELV0N[1]	SELV0N[0]	
14 th parameter	1	1	1	-	-	-	SELV1N[5] SELV1N[4]	SELV1N[3]	SELV1N[2]	SELV1N[1]	SELV1N[0]	
15 th parameter	1	1	1	-	-	-	SELV62N[5	5]SELV62N[4]	SELV62N[3]	SELV62N[2]	SELV62N[1]	SELV62N[0]	l
16 th parameter	1	↑	1	-	-	-	SELV63N[5	5]SELV63N[4]	SELV63N[3]	SELV63N[2]	SELV63N[1]	SELV63N[0]	l
Description	Н	egister igh leve	el adju:	stment	Negative Polarity VRF0N[5:0] SELV0N[5:0] SELV1N[5:0] PK0N[5:0] PK1N[5:0] PK2N[5:0] PK3N[5:0] PK4N[5:0] PK5N[5:0] PK6N[5:0] PK7N[5:0] PK8N[5:0] SELV62N[5:0]			et-up Contents ariable resisto he voltage of \	r VRHN /0 grayscale /1 grayscale /3 grayscale /4 grayscal /12 grayscal /20 grayscal /28 grayscal /36 grayscal /44 grayscal /52 grayscal /56 grayscal /60 grayscal	is selected by its selected by	by the 64 to 1 by the 64 to 1 by the 64 to 1 by the 64 to	selector selector 1 selector	
						_V63N[D.U I	The voltage of V63 grayscale is selected by the 64 to 1 selector Variable resistor VRLN					



11 Power Structure

11.1 Driver IC Operating Voltage Specification





Fig 11.1.1 Power Booster Level



11.2 Power Booster Circuit





11.2.1 EXTERNAL COMPONENTS CONNECTION

Pad Name	Connection	Rated (Min) Voltage	Typical capacitance value
AVDD	Connect to Capacitor: AVDD GND	6.3V	1.0 uF
AVCL	Connect to Capacitor: AVCL GND	6.3V	1.0 uF



12 Gamma structure

12.1 TRUCTURE OF GRAYSCALE AMPLIFIER

16 voltage levels (VIN0-VIN15) between GVDD and VSS are determined by the high/ mid/ low level adjustment registers. Each mid-adjustment level is split into 64 levels again by the internal ladder resistor network. As a result, grayscale amplifier generates 64 voltage levels ranging from V0 to V63 and outputs one of 64 levels.

12.2 Gamma Voltage Formula (Positive/ Negative Polarity)

Gray Level	Voltage Formula (Positive)	Voltage Formula (Negative)
0	VINP0	VINP0
1	VINP1	VINP1
2	VINP2	VINP2
3	VINP3	VINP3
4	VINP4	VINP4
5	V4-(V4-V12)*(4/32)	V4-(V4-V12)*(4/32)
6	V4-(V4-V12)*(8/32)	V4-(V4-V12)*(8/32)
7	V4-(V4-V12)*(12/32)	V4-(V4-V12)*(12/32)
8	V4-(V4-V12)*(16/32)	V4-(V4-V12)*(16/32)
9	V4-(V4-V12)*(20/32)	V4-(V4-V12)*(20/32)
10	V4-(V4-V12)*(24/32)	V4-(V4-V12)*(24/32)
11	V4-(V4-V12)*(28/32)	V4-(V4-V12)*(28/32)
12	VINP5	VINP5
13	V12-(V12-V20)*(4/32)	V12-(V12-V20)*(4/32)
14	V12-(V12-V20)*(8/32)	V12-(V12-V20)*(8/32)
15	V12-(V12-V20)*(12/32)	V12-(V12-V20)*(12/32)
16	V12-(V12-V20)*(16/32)	V12-(V12-V20)*(16/32)
17	V12-(V12-V20)*(20/32)	V12-(V12-V20)*(20/32)
18	V12-(V12-V20)*(24/32)	V12-(V12-V20)*(24/32)
19	V12-(V12-V20)*(28/32)	V12-(V12-V20)*(28/32)
20	VINP6	VINP6
21	V20-(V20-V28)*(4/32)	V20-(V20-V28)*(4/32)
22	V20-(V20-V28)*(8/32)	V20-(V20-V28)*(8/32)
23	V20-(V20-V28)*(12/32)	V20-(V20-V28)*(12/32)
24	V20-(V20-V28)*(16/32)	V20-(V20-V28)*(16/32)
25	V20-(V20-V28)*(20/32)	V20-(V20-V28)*(20/32)
26	V20-(V20-V28)*(24/32)	V20-(V20-V28)*(24/32)
27	V20-(V20-V28)*(28/32)	V20-(V20-V28)*(28/32)
28	VINP7	VINP7
29	V28-(V28-V36)* (4/32)	V28-(V28-V36)* (4/32)
30	V28-(V28-V36)* (8/32)	V28-(V28-V36)* (8/32)
31	V28-(V28-V36)* (12/32)	V28-(V28-V36)* (12/32)
32	V28-(V28-V36)* (16/32)	V28-(V28-V36)* (16/32)
33	V28-(V28-V36)* (20/32)	V28-(V28-V36)* (20/32)
34	V28-(V28-V36)* (24/32)	V28-(V28-V36)* (24/32)
35	V28-(V28-V36)* (28/32)	V28-(V28-V36)* (28/32)


VINP8	VINP8			
V36-(V36-V44)*(4/32)	V36-(V36-V44)*(4/32)			
V36-(V36-V44)*(8/32)	V36-(V36-V44)*(8/32)			
V36-(V36-V44)*(12/32)	V36-(V36-V44)*(12/32)			
V36-(V36-V44)*(16/32)	V36-(V36-V44)*(16/32)			
V36-(V36-V44)*(20/32)	V36-(V36-V44)*(20/32)			
V36-(V36-V44)*(24/32)	V36-(V36-V44)*(24/32)			
V36-(V36-V44)*(28/32)	V36-(V36-V44)*(28/32)			
VINP9	VINP9			
V44-(V44-V52)*(4/32)	V44-(V44-V52)*(4/32)			
V44-(V44-V52)*(8/32)	V44-(V44-V52)*(8/32)			
V44-(V44-V52)*(12/32)	V44-(V44-V52)*(12/32)			
V44-(V44-V52)*(16/32)	V44-(V44-V52)*(16/32)			
V44-(V44-V52)*(20/32)	V44-(V44-V52)*(20/32)			
V44-(V44-V52)*(24/32)	V44-(V44-V52)*(24/32)			
V44-(V44-V52)*(28/32)	V44-(V44-V52)*(28/32)			
VINP10	VINP10			
V52-(V52-V56)*(1/4)	V52-(V52-V56)*(1/4)			
V52-(V52-V56)*(2/4)	V52-(V52-V56)*(2/4)			
V52-(V52-V56)*(3/4)	V52-(V52-V56)*(3/4)			
VINP11	VINP11			
V56-(V56-V60)*(1/4)	V56-(V56-V60)*(1/4)			
V56-(V56-V60)*(2/4)	V56-(V56-V60)*(2/4)			
V56-(V56-V60)*(3/4)	V56-(V56-V60)*(3/4)			
VINP12	VINP12			
VINP13	VINP13			
VINP14	VINP14			
VINP15	VINP15			
	V36-(V36-V44)*(4/32) V36-(V36-V44)*(8/32) V36-(V36-V44)*(12/32) V36-(V36-V44)*(20/32) V36-(V36-V44)*(20/32) V36-(V36-V44)*(24/32) V36-(V36-V44)*(28/32) V1NP9 V44-(V44-V52)*(4/32) V44-(V44-V52)*(12/32) V44-(V44-V52)*(16/32) V44-(V44-V52)*(20/32) V44-(V44-V52)*(20/32) V44-(V44-V52)*(24/32) V44-(V44-V52)*(24/32) V1NP10 V52-(V52-V56)*(1/4) V52-(V52-V56)*(2/4) V1NP11 V56-(V56-V60)*(1/4) V56-(V56-V60)*(3/4) V1NP12 V1NP13 V1NP14			

13 Example Connection with Panel direction and Different Resolution

13.1 Application of connection with panel direction

Case 1: (This is default case)

- 1st Pixel is at Left Top of the panel
- RGB filter order = RGB



- Direction default setting (H/W)

SMX = '0'

SMY = '0'

SRGB = '0'

S1 = Filter R

S2 = Filter G


S3 = Filter B

- Display direction control (S/W)
- X-Mirror control by MX
- Y-Mirror control by MY
- XY-Exchange control by MV



Case 2:

- 1st Pixel is at Left Top of the panel
- RGB filter order = BGR



- Direction default setting (H/W)

SMX = '0'

SMY = '0'


SRGB = '1'

S1 = Filter B

S2 = Filter G


S3 = Filter R

- Display direction control (S/W)
- X-Mirror control by MX
- Y-Mirror control by MY
- XY-Exchange control by MV




Case 3:

- 1st Pixel is at Right Bottom of the panel
- RGB filter order = RGB



Case 4:

- 1st Pixel is at Right Bottom of the panel
- RGB filter order = BGR



- Direction default setting (H/W)

SMX = '1'

SMY = '1'


SRGB = '0'

S1 = Filter R

S2 = Filter G

S3 = Filter B

- Display direction control (S/W)
- X-Mirror control by MX
- Y-Mirror control by MY
- XY-Exchange control by MV



- Direction default setting (H/W)

SMX = '1'


SMY = '1'

SRGB = '1'

S1 = Filter B S2 = Filter G

S3 = Filter R

- Display direction control (S/W)
- X-Mirror control by MX
- Y-Mirror control by MY
- XY-Exchange control by MV







13.2 Application of connection with Different resolution

Case1 of Resolution (128RGB x 160) (GM[1:0] = "11") RAM size=128 x 160 x 18-bit (Used) Display size = 128RGB x 160

1). Example for SMX=SMY='0'




2). Example for SMX=SMY='1'






Case2 of Resolution (132RGB x 162) (GM[1:0] = "00") RAM size=132 x 162 x 18-bit (Used) Display size = 132RGB x 162

1). Example for SMX=SMY='0'




2). Example for SMX=SMY='1'



13.3 Microprocessor Interface applications


13.3.1 8080-Series MCU Interface for 8-bit data bus (P68=0, IM2, IM1, IM0="100")

80 Serial MPU 8-Bit Bus




13.3.2 8080-Series MCU Interface for 16-bit data bus (P68=0, IM2, IM1, IM0="101")

80 Serial MPU 16-Bit Bus




13.3.3 8080-Series MCU Interface for 9-bit data bus (P68=0, IM2, IM1, IM0="110")

80 Serial MPU 9-Bit Bus




13.3.4 8080-Series MCU Interface for 18-bit data bus (P68=0, IM2, IM1, IM0="111")

80 Serial MPU 18-Bit Bus




13.3.5 6800-Series MCU Interface for 8-bit data bus (P68=1, IM2, IM1, IM0="100")

68 Serial MPU 8-Bit Bus




13.3.6 6800-Series MCU Interface for 16-bit data bus (P68=1, IM2, IM1, IM0="101")

68 Serial MPU 16-Bit Bus




13.3.7 6800-Series MCU Interface for 9-bit data bus (P68=1, IM2, IM1, IM0="110")

68 Serial MPU 9-Bit Bus




13.3.8 6800-Series MCU Interface for 18-bit data bus (P68=1, IM2, IM1, IM0="111")

68 Serial MPU 18-Bit Bus




13.3.9 3-Line serial MCU Interface (IM2, IM1, IM0="000", SPI4W=0)

3-Pin Serial Mode



13.3.10 4-Line serial MCU Interface (IM2, IM1, IM0="000", SPI4W=1)

4-Pin Serial Mode





14 Revision History

	ST7735R Specification Revision History								
Version	Date	Description							
V0.1	2009/07/10	First issue.							
V0.2	2009/08/05	Modify VGH, VGL PAD location (P7) Add TESEL pin description. (P16) Modify command DFh (P147) Modify AVDD range 4.5~5.1 (P152)							