

SystemC Quickreference Card

For Training: www.Transfer.nl

email: Training@Transfer.nl



sc main

```
#include "systemc.h'
// include module declarations
int sc_main(int argc, char *agv[])
// Create channels
  sc signal<type> signal name, signal name. ...:
   sc_clock clock_name ("name", period, duty_cycle, start_time, positive_first );
// Module instantiations
  module_name instance_name("name") :
// Module port bindings
// By name binding, do for each port
   instance_name.port_name (signal_name);
// By order port binding
   instance name ( signal name, signal name, ... );
// By order using stream
   instance_name << signal_name << signal_name, ...;
// Clock generation
   sc start(value):
   return 0:
```

Clock syntax

```
sc_clock clock_name ("name", period, duty_cycle, start_time, positive_first);
  name:
            name
                          type: char '
            clock period type; variable of type sc time or constant of type uint64
 period:
  duty_cycle:
                          clock duty cycle
                                                     type: double default value: 0.5
  start time:
                          time of first edge
                                                     type: variable of type sc time or
                          constant of type uint64
  default value: 0
  positive_first:
                          first edge positive
                                                     type: bool
                                                                  default value: true
```

Clock object methods

clock name.name() clock name.period() clock_name.duty_cycle() clock_name.pos()

clock_name.neg()

returns the "name" returns the clock period returns the clock duty cycle Gives a reference to the positive edge of clk usage: sensitive << clock name.pos() Gives a reference to the negative edge of clk usage: sensitive << clock_name.neg()

Clock functions

sc start() sc stop() Stops simulations sc_time_stamp() sc simulation time()

Generate the waveforms for all sc clock objects

Returns the current simulation time as sc_time Returns the current simulation time as double

Data Types

Scalar

```
sc int<length> variable_name, variable_name, ...;
sc uint<length> variable name . variable name ....:
sc_bigint<length> variable_name , variable_name, ...;
sc biguint<length> variable name, variable name, ...;
   ength: specifies the number of elements in the array.
   Rightmost is LSB(0), Leftmost is MSB (length-1).
sc_bit variable_name, variable_name, ...;
  sc bv<length> variable name, variable name, ...;
  ength: specifies the number of elements in the array
  ≥ Values: '0', '1'. More than one bit represented by "0011".
sc_logic variable_name, variable_name, ...;
  sc lv<length> variable name, variable name, ...;
  elength: specifies the number of elements in the array
  ≥ Values: '0', '1', 'X', 'Z'. More than one bit represented by "0011XXZZ".
```

Fixedpoint

```
sc_fixed<wl, iwl, q_mode, o_mode, n_bits> object_name, object_name, ...;
sc_ufixed<wl, iwl, q_mode, o_mode, n_bits> object_name, object_name, ...;
sc fixed fast<wl. iwl. a mode. o mode. n bits> object name. ..:
sc ufixed fast<wl, iwl, g mode, o mode, n bits> object name, object name.;
     wl: total word length, number of bits used in the type
     iwl: integer word length, number of bits to the left of the binary point (.)
     q mode: quantization mode
     o mode: overflow mode
     n bits: number of saturated bits, used for overflow mode
sc fix object name (list of options);
sc_fix_fast object_name (list of options);
sc_ufix object_name (list of options);
sc ufix fast object name (list of options)
q mode: SC RND, SC RND ZERO, SC RND MIN INF, SC RND INF.
         SC RND CONV. SC TRN. SC TRN ZERO
o_mode: SC_SAT, SC_SAT_ZERO, SC_SAT_SYM, SC_WRAP, SC_WRAP_SM
```

Data Operations/Functions

Туре	sc_bit sc bc	sc_bc sc lv	sc_int, sc_uint sc bigint,	sc_fixed, sc ufixed, sc fix,
Operation	sc_lv	00	sc_biguint	sc_ufix
Bitwise	~ & ^	~ & ^ << >>	~ & ^ << >>	~ & ^
Arithmetic			+-*/%	+ - * / % >> <<
Logical				
Equality	== !=	== !=	== !=	== !=
Relational			> < <= >=	
Assignment	= &= = ^=	= &= = ^=	= += -= *= /= %= &= = ^=	= += -= *= /= %= &= = ^=
Increment Decrement			++	++
Arithmetic if				
Concatenation	,	,	,	,
Bitselect		[x]	[x]	
Partselect		range()	range()	
Reduction		and_reduce or_reduce xor_reduce		

Channels

```
Name
                          Methods
sc signal
                          read(), write(), event()
sc_signal_rv
                          read(), event(), write()
For vectors.. allows multiple writers
sc_signal_resolved
                          read(), event(), write()
For non vectors, allows multiple writers
                          read(), nb read(), num available(), write(), nb write(),
sc fifo
                          num free()
Point to point communication, one reader, one writer per fifo
sc mutex
                          kind(), lock(), trylock(), unlock()
Multipoint communication, only one writer/reader at the time
sc semaphore
                          kind(), wait(), trywait(), get value(), post()
Limited concurrent access, specify number of concurrent users
                          kind()
Like sc signal, value change event() and default event() are triggered on each write
```

Resolved ports/signals

```
Syntax:
SC_MODULE ( module_name) {
  sc_in_rv<N> port_name, port_name,...;
  sc out rv<N> port name, port name,...;
  sc inout rv<N> port name, port name....
  sc_signal_rv<N> signal_name,signal_name,.;
// rest of module
}; // N is the number of bits
     // Every bit can have either a 0, 1, X or Z value
```

sc signal channel methods

retunrs value of signal or port read() write() assigns value to signal or port returns true or false if event on signal or port event() default_event() any change of value any change of value value changed event() returns true if 0 -> 1 transition posedge() negedge() returns true if 1 -> 0 transition

Modules

```
// Header file
SC MODULE(module name) {
  // module port declarations
  // signal variable declarations
  // data variable declarations
  // process declarations
  // other method declarations
  // module instantiations
SC CTOR(module name){
  // process registration & declarations of sensitivity lists
  // module instantiations & port connection declarations
  // global watching registration
// Implementation file
void module name::process or method name() {
  // process implementation
  // SC THREAD and SC CTHREAD has
  // while(true) loop
```



SystemC Quickreference Card

For Training: www.Transfer.nl





Scalar Syntax:

```
SC_MODULE(module_name) {

// ports
sc_in<port_type> port_name, port_name,...;
sc_out<port_type> port_name, port_name,...;
sc_inout<port_type> port_name, port_name,...;
sc_inout<port_type> port_name, port_name,...;
sc_port<channel_type<port_type>, connections > port_name, port_name,...;
sc_port<channel_type<port_type>, connections > port_name, port_name,...;
sc_port<channel_type<port_type>, conections > port_name, port_name,...;
// clock input (for SystemC 2.0 it is recommended to use sc_in<br/>
sc_in_clk clock_name;
// clock output (for SystemC 2.0 is is recommended to use sc_out<br/>
sc_out_clk clock_name;
// signals
sc_signal
sc_signal
sc_signal
youtput
yo
```

Array Syntax:

```
SC_MODULE ( module_name) {
// ports
sc_in<port_type> port_name[size], port_name[size], ...;
sc_out<port_type> port_name[size], port_name[size], ...;
sc_inout<port_type> port_name[size], port_name[size], ...;
sc_port<channel_type <port_type>, connections >port_name[size], port_name[size], ...;
sc_port<channel_type <port_type>, connections >port_name[size], port_name[size], ...;
sc_port<channel_type <port_type>, connections >port_name[size], port_name[size], ...;
// signals
sc_signal
sc_signal
sc_signal
sc_signal
sc_signal
sc_signal
// variables
type variable_name[size], variable_name[size],...;
// rest of module
};
```

Module inheritance

```
SC_MODULE( base_module )
{
...
// constructor
SC_CTOR( base_module )
{
...
}
;
class derived_module : public base_module
{
// process(es)
    void proc_a();
    SC_HAS_PROCESS( derived_module );
// parameter(s)
    int some_parameter;
// constructor
    derived_module( sc_module_name name_, int some_value )
    : base_module( name_), some_parameter( some_value )
{
    SC_THREAD( proc_a );
}
};
```

Processes

```
// Header file
SC MODULE(module name) {
// module port declarations
// signal variable declarations
// data variable declarations
// process declarations
  void process name A():
  void process name B():
  void process name C():
// other method declarations
// module instantiations
  SC CTOR(module name){
// process registration
  SC_METHOD(process_name_A);
// Sensitivity list
  SC_THREAD(process_name_B);
// Sensitivity list
  SC CTHREAD(process_name_C, clock_edge_reference);
  //clock name.pos() or clock_name.neg()
// global watching registration
// no sensitivity list
/ module instantiations & port connection declarations
```

Sensitivity list

```
Sensitive to any change on port(s) or signal(s)
sensitive(port_or_signal)
sensitive << port_or_signal << port_or_signal ...;
Sensitive to the positive edge of boolean port(s) or signal(s)
sensitive_pos(port_or_signal)
sensitive_pos << port_or_signal << port_or_signal ...;
Sensitive to the negative edge of boolean port(s) or signal(s)
sensitive_neg(port_or_signal)
sensitive_neg << port_or_signal << port_or_signal ...;
```

Module instantiation

Style 1

```
// Header file
SC_MODULE(module_name) {
  // module port declarations
  // signal variable declarations
  // data variable declarations
  // process declarations
  // other method declarations
module name A instance name A; // module instantiation.
module name N instance name N; // module instantiation
SC CTOR(module name):
instance name A("name A").
instance name N("name N")
// by name port binding
  instance_name_A.port_1(signal_or_port);
// by order port binding
  instance_name_N(signal_or_port, signal_or_port,...);
// process registration & declarations of sensitivity lists
// global watching registration
```

Style 2

```
// Header file
SC MODULE(module name) {
 // module port declarations
 // signal variable declarations
 // data variable declarations
 // process declarations
 // other method declarations
module_name_A *instance_name_A; // module instantiation...
module name N *instance name N: // module instantiation
SC CTOR(module name)
  instance name A = new module name A("name A"),
 instance name N = new module name N("name N")
 instance_name_A->port_1(signal_or_port);
  instance_name_A->port_2(signal_or_port);
(*instance_name_N)(signal_or_port, signal_or_port,...);
// process registration & declarations of sensitivity lists
// global watching registration
```

Watching

```
// Header file
SC MODULE(module name) {
  // module port declarations
  // signal variable declarations
  // data variable declarations
  // process declarations
void process name():// other method declarations
// module instantiations
SC CTOR(module name){
SC CTHREAD(process name, clock edge reference // global watching registration
             watching (reset.delayed() = = 1); // delayed() method required
Event
sc_event my_event; // event
sc_time t_zero (0,sc_ns);
sc time t(10, sc ms); // variable t of type sc time
Immediate:
  my_event.notify();
  notify(my_event);
  my_event.notify(t_zero);
                             // next delta cycle
  notify(t_zero, my_event);
                             // next delta cycle
                         // 10 ms delay
  my_event.notify(t);
  notify(t, my event):
```

Dynamic sensitivity

```
wait for an event in a list of events:
    walt(e1);
    wait(e1) | e2 | e3);
    wait(e1 | e2 | e3);
    wait (e1 & e2 & e3);
    wait for specific amount of time:
    wait(200, sc_ns);
    wait on events with timeout:
    wait(200, sc_ns, e1 | e2 | e3);
    wait for number of clock cycles:
    wait(200); // wait for 200 clock cycles, only for SC_CTHREAD
    wait for one delta cycle:
    wait(0, sc_ns); // wait one delta cycle.
    wait(SC_ZERO_TIME); // wait one delta cycle.
```