{"payload":{"header_redesign_enabled":false,"results":[{"id":"375278538","archived":false,"color":"#9DC3FF","followers":4,"has_funding_file":false,"hl_name":"cw1997/verilog-parser","hl_trunc_description":"Verilog HDL Parser","language":"ANTLR","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":375278538,"name":"verilog-parser","owner_id":11588555,"owner_login":"cw1997","updated_at":"2021-06-14T20:36:13.229Z","has_issues":true}},"sponsorable":false,"topics":["parser","verilog","parsers","verilog-hdl","verilog-simulator"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Acw1997%252Fverilog-parser%2B%2Blanguage%253AANTLR","metadata":null,"csrf_tokens":{"/cw1997/verilog-parser/star":{"post":"9SPi8m6Up2-_eFyxbVaqszZYWsOzKiIfT7KSCHJMcnm3Z7As3yhkSc3T-CWIOMzoAQlDoOiogki8kBVfddaSfw"},"/cw1997/verilog-parser/unstar":{"post":"Pq03dl2iq9jdftBF80PA7vNusKfR_qDJTn_-kzMshY1q2rnql_11__qYGZVL1sryqJVJ7P8kko1YzrYko3VtAg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"5BZdZet9rUZsmUbFwGdnS6RejDXQ5jb7cqa9PK-msHvwFnFU6YWcTaS_2YFhFWon2RGYJV3FkaYLMB51mHjNaQ"}}},"title":"Repository search results"}