#### OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP FLOP WITH RESET

#### DESCRIPTION

The M74LS273P is a semiconductor integrated circuit containing 8 D-type positive edge-triggered flip-flop circuits with common direct reset and clock inputs.

#### **FEATURES**

- Positive edge-triggering
- · High mounting density with 8 circuits contained
- Direct reset and clock inputs common to all 8 circuits
- Wide operating temperature range (T<sub>a</sub> = −20~+75°C)


#### **APPLICATION**

General purpose, for use in industrial and consumer equipment.

#### **FUNCTIONAL DESCRIPTION**

This device contains 8 edge-triggered D-type flip-flop circuits and it is provided with direct reset  $\overline{R_D}$  input and clock input T common to all 8 circuits. When T changes in each flip-flop from low to high, the data input signal D immediately before the change appears in output Q.

When  $\overline{R_D}$  is set low, 1Q through 8Q are all set low irrespective of the status of the ID through 8D and T signals. For use as a D-type flip-flop,  $\overline{R_D}$  must be kept in high.



#### FUNCTION TABLE (Note 1)


Ř <sub>D</sub>	Т	D.	Q
L	Х	×	L
Н	1	н	Н
Н	1	L	L
Н	L	х	Q0

Note 1 ↑: Transition from low to high (positive edge trigger)

trigger)

Q 0: Level of Q before the indicated steady-state input conditions were established.

X : Irrelevant



#### OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP FLOP WITH RESET

#### **ABSOLUTE MAXIMUM RATINGS** ( $T_a = -20 \sim +75^{\circ}C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.5~+7	٧
Vı	Input voltage		-0.5~+15	V
Vo	Output voltage	High-level state	-0.5~ V <sub>CC</sub>	V
Topr	Operating free-air ambient temperature range		-20~+75	က
Tstg	Storage temperature range		<b>−65∼+150</b>	ъ

#### **RECOMMENDED OPERATING CONDITIONS** ( $T_a = -20 - \pm 75^{\circ}C$ , unless otherwise noted )

	ymbol Parameter					
Symbol			Min	Тур	Max	Unit
Vcc	Supply voltage		4.75	5	5.25	V
Іон	High-level output current	V <sub>OH</sub> ≧2.7V	0		-400	μА
	V <sub>OL</sub> , ≤ 0.4V	0		4	mA	
loL	loL Low-level output current	V <sub>0L</sub> ≤0.5V	0		8	mΑ

#### **ELECTRICAL CHARACTERISTICS** ( $T_a = -20 \sim +75^{\circ}C$ , unless otherwise noted.)

Symbol	•	Test conditions		Limits			Unia
	Parameter			Min	Тур 🛊	Max	Unit
ViH	High-level input voltage			2			٧
VIL	Low-level input voltage					0.8	V
Vic	Input clamp voltage	V <sub>CC</sub> =4.75V, I <sub>IC</sub> =-18mA				-1.5	V
Voн	High-level output voltage	$V_{CC} = 4.75V$ , $V_{I} = 0.8V$ $V_{I} = 2V$ , $I_{OH} = -400\mu A$		2.7	3.4		٧
		V <sub>CC</sub> =4.75V	I <sub>OL</sub> =4mA		0.25	0.4	V
VoL	Low-level output voltage	$V_1 = 0.8V, V_1 = 2V$	I <sub>OL</sub> = 8mA		0.35	0.5	V
		V <sub>CC</sub> =5.25V, V <sub>I</sub> =2.	7 V			20	μА
I <sub>IH</sub> High-level input current	High-level input current	V <sub>CC</sub> =5.25V, V <sub>I</sub> =10	V			0.1	mA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =5.25V, V <sub>I</sub> =0.4V				-0.4	mA
los	Short-circuit output current (Note 2)	V <sub>CC</sub> =5.25V, V <sub>O</sub> =0V		20		- 100	mA
loc	Supply current	V <sub>CC</sub> =5.25V (Note 3)			17	27	mA

<sup>\* :</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C


Note 2: All measurements should be done quickly, and not more than one output should be shorted at a time.

Note 3:  $I_{CC}$  is measured after 1D  $\sim$  8D and  $\overline{R_D}$  are made 4.5V and T has been changed from 0V to 4.5V.

### SWITCHING CHARACTERISTICS (V<sub>CC</sub>=5V , $T_a$ =25°C, unless otherwise noted )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Тур	Max	Oiiit
f <sub>max</sub>	Maximum clock frequency		30	40		MHz
tpl.H	Low-to-high-level, high-to-low-level output propagation			12	27	ns
tenL	time, from T to 1Q~8Q	O <sub>L</sub> =15pF (Note 4)		13	27	ns
tpHL	High-to-low-level output propagation time, from R <sub>D</sub> to 1Q~8Q			15	27	ns

Note 4: Measurement circuit




- The pulse generator (PG) has the following characteristics:
  PRR = 1MHz, t<sub>f</sub> = 6ns, t<sub>f</sub> = 6ns, t<sub>w</sub> = 500ns,
  - $V_{-} = 2V_{-} = 7 = 500$
  - $V_P = 3V_{P.P}$ ,  $Z_O = 50\Omega$ .
- (2) C<sub>L</sub> includes probe and jig capacitance.


## OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP FLOP WITH RESET

#### TIMING REQUIREMENTS (V<sub>CC</sub>=5V, Ta=25°C, unless otherwise noted)

Symbol	Parameter .	Test conditions	Limits			Unit
			Min	Тур	Max	Omt
tw(TL)	Clack input T low pulse width		20	7_		ns
tw(Ro)	Direct reset pulse width	•	20	6		ns
t <sub>SU(D)</sub>	Setup time 1D~8D to T		20	7		ns
t <sub>h(D)</sub>	Hold time 1 D ~ 8D to T		5	-3		ns
trec(RD)	Recovery time RD to T		25	8		ns

#### TIMING DIAGRAM (Reference level = 1.3V)





Note 5: The shaded areas indicate when the input is permitted to change for predictable output performance,

# MITSUBISHI LSTTLs **PACKAGE OUTLINES**

MITSUBISHI {DGTL LOGIC} D7E D 6249827 0013561 3

