


# 8-BIT SHIFT REGISTERS

The SN54L/74LS166 is an 8-Bit Shift Register. Designed with all inputs buffered, the drive requirements are lowered to one 54/74LS standard load. By utilizing input clamping diodes, switching transients are minimized and system design simplified.


The LS166 is a parallel-in or serial-in, serial-out shift register and has a complexity of 77 equivalent gates with gated clock inputs and an overriding clear input. The shift/load input establishes the parallel-in or serial-in mode. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. Synchronous loading occurs on the next clock pulse when this is low and the parallel data inputs are enabled. Serial data flow is inhibited during parallel loading. Clocking is done on the low-to-high level edge of the clock pulse via a two input positive NOR gate, which permits one input to be used as a clock enable or clock inhibit function. Clocking is inhibited when either of the clock inputs are held high, holding either input low enables the other clock input. This will allow the system clock to be free running and the register stopped on command with the other clock input. A change from low-to-high on the clock inhibit input should only be done when the clock input is high. A buffered direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.

- · Synchronous Load
- Direct Overriding Clear
- Parallel to Serial Conversion



# SN54/74LS166

# 8-BIT SHIFT REGISTERS LOW POWER SCHOTTKY




#### **FUNCTION TABLE**

		11	INTERNAL								
CLEAR	SHIFT/	CLOCK	CLOCK	CLOCK SERIAL		OUTPUTS		OUTPUT Q <sub>H</sub>			
CLEAR	LOAD	INHIBIT	CLOCK	SERIAL	A H	$Q_{A}$	QB				
L	Х	Х	Х	Х	Х	L	L	L			
Н	Х	L	L	Χ	Х	$Q_{A0}$	$Q_{B0}$	Q <sub>H0</sub>			
Н	L	L	1	Х	ah	а	b	h			
Н	Н	L	1	Н	Х	Н	$Q_An$	$Q_Gn$			
Н	Н	L	1	L	X	L	$Q_{An}$	$Q_Gn$			
Н	Х	Н	1	Х	X	$Q_{A0}$	Q <sub>B0</sub>	Q <sub>H0</sub>			

# SN54/74LS166

## Typical Clear, Shift, Load, Inhibit, and Shift Sequences



# SN54/74LS166

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ІОН	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Tes	t Conditions
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
\/	Input LOW Voltage	54			0.7	V		LOW Voltage for
V <sub>IL</sub>	input LOW voitage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$	
Vari	Output HICH Voltage	54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
VOH	Output HIGH Voltage	74	2.7	3.5		V		
Vai	Output LOW Voltage	54, 74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} \text{ or } V_{IH}$
VOL		74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	per Truth Table
1	leavet I II Cl I Command				20	μА	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
I <sub>IH</sub> Input HIGH Current					0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
IIL	Input LOW Current			-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
los	Short Circuit Current (Note 1)		-20		-100	mA	V <sub>CC</sub> = MAX	
ICC	Power Supply Current				38	mA	V <sub>CC</sub> = MAX	


Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

## SN54/74LS166

#### **TEST TABLE FOR SYNCHRONOUS INPUTS**

DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED		
Н	0 V	Q <sub>H</sub> at t <sub>n+1</sub>		
Serial Input	4.5 V	Q <sub>H</sub> at t <sub>n+8</sub>		

#### **AC WAVEFORMS**



NOTE 1.  $t_{n}$  = bit time before clocking transition  $t_{n+1}$  = bit time after one clocking transition  $t_{n+8}$  = bit time after eight clocking transition LS166  $V_{ref}$  = 1.3  $V_{ref}$ 

## AC CHARACTERISTICS $(T_A = 25^{\circ}C)$

			Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
f <sub>MAX</sub>	Maximum Clock Frequency	25	35		MHz		
<sup>t</sup> PHL	Clear to Output		19	30	ns	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 15 pF	
tPLH Clock to Output			23 24	35 35	ns	C <sub>L</sub> = 15 pF	

## AC SETUP REQUIREMENTS $(T_A = 25^{\circ}C)$

ı		Limits				
Symbol	bol Parameter		Тур	Max	Unit	Test Conditions
tw	Clock Clear Pulse Width	30			ns	
t <sub>S</sub>	Mode Control Setup Time	30			ns	V 50V
t <sub>S</sub>	Data Setup Time	20			ns	V <sub>CC</sub> = 5.0 V
t <sub>h</sub>	Hold Time, Any Input	15			ns	