






4	3	2	1																				
D	AC701 EVALUATION BOARD HW-A7-AC701 (XC7A200T-FBG676)																						
C	<p>DISCLAIMER:</p> <p>XILINX IS DISCLOSING THIS USER GUIDE, MANUAL, RELEASE NOTE, SCHEMATIC, AND/OR SPECIFICATION (THE "DOCUMENTATION") TO YOU SOLELY FOR USE IN THE DEVELOPMENT OF DESIGNS TO OPERATE WITH XILINX HARDWARE DEVICES. YOU MAY NOT REPRODUCE, DISTRIBUTE, REPUBLISH, DOWNLOAD, DISPLAY, POST, OR TRANSMIT THE DOCUMENTATION IN ANY FORM OR BY ANY MEANS INCLUDING, BUT NOT LIMITED TO, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING, OR OTHERWISE, WITHOUT THE PRIOR WRITTEN CONSENT OF XILINX. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY ARISING OUT OF YOUR USE OF THE DOCUMENTATION. XILINX RESERVES THE RIGHT, AT ITS SOLE DISCRETION, TO CHANGE THE DOCUMENTATION WITHOUT NOTICE AT ANY TIME. XILINX ASSUMES NO OBLIGATION TO CORRECT ANY ERRORS CONTAINED IN THE DOCUMENTATION, OR TO ADVISE YOU OF ANY CORRECTIONS OR UPDATES. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY IN CONNECTION WITH TECHNICAL SUPPORT OR ASSISTANCE THAT MAY BE PROVIDED TO YOU IN CONNECTION WITH THE DOCUMENTATION.</p> <p>THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.</p> <p>THE XILINX HARDWARE, FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET.</p> <p>ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.</p> <p>PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.</p>																						
B																							
A	<table><tr><td colspan="2"></td><td colspan="2">ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502</td></tr><tr><td colspan="2">Title:</td><td colspan="2">SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD DISCLAIMER</td></tr><tr><td>Date:</td><td>9-20-2012_14:39</td><td>Ver:</td><td>1.0</td></tr><tr><td colspan="2">Sheet Size: B</td><td>Rev:</td><td>01</td></tr><tr><td>Sheet</td><td>1 of 51</td><td>Drawn By</td><td>DN</td></tr></table>					ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502		Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD DISCLAIMER		Date:	9-20-2012_14:39	Ver:	1.0	Sheet Size: B		Rev:	01	Sheet	1 of 51	Drawn By	DN
		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502																					
Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD DISCLAIMER																					
Date:	9-20-2012_14:39	Ver:	1.0																				
Sheet Size: B		Rev:	01																				
Sheet	1 of 51	Drawn By	DN																				
4	3	2	1																				







IRONWOOD FGG/FBG676 SOCKET
SUPPORTS MULTIPLE DEVICES
REFER TO BOARD BILL OF
MATERIALS ON XILINX.COM
TO CONFIRM FPGA PROVIDED

JTAG Chain




IIC Addressing	
0b1110100	PCA9548a
0b1011101	SI570
0bxxxxx00	FMC HPC 1
0b1010100	IIC EEPROM
0b1010000	SFP+
0b0111001	ADV7511
0b1010000 0b0011000	DDR3 SODIMM
0b1010000	SI5324

		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD BLOCK DIAGRAM	
Date:	9-20-2012_14:39	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	2 of 51	Drawn By	DN





		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD CLOCKS	
Date:	10-9-2012_13:53	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	3 of 51	Drawn By	DN


JTAG FLAT-CABLE HEADER




USB JTAG DIGILENT MODULE



ON = SPI DEVICE
OFF = SPI EXTERNAL




SPI SELECT JUMPER



SPI EXTERNAL
PROGRAMMING HEADER


ROUTING CONSTRAINT:
LENGTH MATCH DATA AND CLOCK
+/- 150 MILS

PG.14 IS 3.3V BANK!






FPGA Configuration Options

		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD CONFIGURATION	
Date:	9-20-2012_14:39	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	4 of 51	Drawn By	DN



USB UART

		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD USB-to-UART BRIDGE			
Date: 9-20-2012_14:39		Ver: 1.0	
Sheet Size: B		Rev: 01	
Sheet 5 of 51		Drawn By DN	



IIC MUX, EEPROM




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
IIC MUX and EEPROM

Date:	9-20-2012_14:39	Ver:	1.0
-------	-----------------	------	-----

Sheet Size: B	Rev: 01
---------------	---------

Sheet	6 of 51	Drawn By	DN
-------	---------	----------	----




SOC_IRON_FG676

BANK 34
XC7A200TFBG676

IO_0_34_N8	N8	DDR3_RESET_B	10
IO_L1P_T0_34_K3	K3	DDR3_A9	10
IO_L1N_T0_34_J3	J3	DDR3_A1	10
IO_L2P_T0_34_M7	M7	DDR3_A5	10
IO_L2N_T0_34_L7	L7	DDR3_A12	10
IO_L3P_T0_DQS_34_M4	M4	DDR3_A0	10
IO_L3N_T0_DQS_34_L4	L4	DDR3_A3	10
IO_L4P_T0_34_L5	L5	DDR3_A11	10
IO_L4N_T0_34_K5	K5	DDR3_A4	10
IO_L5P_T0_34_N7	N7	DDR3_A10	10
IO_L5N_T0_34_N6	N6	DDR3_A13	10
IO_L6P_T0_34_M6	M6	DDR3_A7	10
IO_L6N_T0_VREF_34_M5	M5		
IO_L7P_T1_34_K1	K1	DDR3_A6	10
IO_L7N_T1_34_J1	J1	DDR3_A2	10
IO_L8P_T1_34_L3	L3	DDR3_A14	10
IO_L8N_T1_34_K2	K2	DDR3_A15	10
IO_L9P_T1_DQS_34_N1	N1	DDR3_BA0	10
IO_L9N_T1_DQS_34_M1	M1	DDR3_BA1	10
IO_L10P_T1_34_H2	H2	DDR3_BA2	10
IO_L10N_T1_34_H1	H1	DDR3_A8	10
IO_L11P_T1_SRCC_34_M2	M2	DDR3_CLK0_P	10
IO_L11N_T1_SRCC_34_L2	L2	DDR3_CLK0_N	10
IO_L12P_T1_MRCC_34_N3	N3	DDR3_CLK1_P	10
IO_L12N_T1_MRCC_34_N2	N2	DDR3_CLK1_N	10
IO_L13P_T2_MRCC_34_R3	R3	SYSCLK_P	3
IO_L13N_T2_MRCC_34_P3	P3	SYSCLK_N	3
IO_L14P_T2_SRCC_34_P4	P4	DDR3_CKE0	10
IO_L14N_T2_SRCC_34_N4	N4	DDR3_CKE1	10
IO_L15P_T2_DQS_34_R1	R1	DDR3_WE_B	10
IO_L15N_T2_DQS_34_P1	P1	DDR3_RAS_B	10
IO_L16P_T2_34_T4	T4	DDR3_CAS_B	10
IO_L16N_T2_34_T3	T3	DDR3_S0_B	10
IO_L17P_T2_34_T2	T2	DDR3_S1_B	10
IO_L17N_T2_34_R2	R2	DDR3_ODT0	10
IO_L18P_T2_34_U2	U2	DDR3_ODT1	10
IO_L18N_T2_34_U1	U1	DDR3_TEMP_EVENT	10
IO_L19P_T3_34_P6	P6	GPIO_SW_N	21
IO_L19N_T3_VREF_34_P5	P5		
IO_L20P_T3_34_T5	T5	GPIO_SW_S	21
IO_L20N_T3_34_R5	R5	GPIO_SW_W	21
IO_L21P_T3_DQS_34_U6	U6	GPIO_SW_C	21
IO_L21N_T3_DQS_34_U5	U5	GPIO_SW_E	21
IO_L22P_T3_34_R8	R8	GPIO_DIP_SW0	21
IO_L22N_T3_34_P8	P8	GPIO_DIP_SW1	21
IO_L23P_T3_34_R7	R7	GPIO_DIP_SW2	21
IO_L23N_T3_34_R6	R6	GPIO_DIP_SW3	21
IO_L24P_T3_34_T8	T8	USER_SMA_GPIO_P	3
IO_L24N_T3_34_T7	T7	USER_SMA_GPIO_N	3
IO_25_34_U4	U4	CPU_RESET	21

VTTVREF




FPGA_1V5

T6	VCCO_34_T6
P2	VCCO_34_P2
N5	VCCO_34_N5
M8	VCCO_34_M8
L1	VCCO_34_L1
K4	VCCO_34_K4

U1

SOC_IRON_FG676

FPGA_1V5




SOC_IRON_FG676

BANK 35
XC7A200TFBG676

IO_0_35_J8	J8	NC	
IO_L1P_T0_AD4P_35_E6	E6	DDR3_D63	10,12
IO_L1N_T0_AD4N_35_D6	D6	DDR3_D62	10,12
IO_L2P_T0_AD12P_35_H8	H8	DDR3_D61	10,12
IO_L2N_T0_AD12N_35_G8	G8	DDR3_D60	10,12
IO_L3P_T0_DQS_AD5P_35_H7	H7	DDR3_DQS7_P	10,12
IO_L3N_T0_DQS_AD5N_35_G7	G7	DDR3_DQS7_N	10,12
IO_L4P_T0_35_F8	F8	DDR3_D59	10,12
IO_L4N_T0_35_F7	F7	DDR3_D58	10,12
IO_L5P_T0_AD13P_35_H6	H6	DDR3_D57	10,12
IO_L5N_T0_AD13N_35_G6	G6	DDR3_D56	10,12
IO_L6P_T0_35_H9	H9	DDR3_DM7	10
IO_L6N_T0_VREF_35_G9	G9		
IO_L7P_T1_AD6P_35_J6	J6	DDR3_D55	10,12
IO_L7N_T1_AD6N_35_J5	J5	DDR3_D54	10,12
IO_L8P_T1_AD14P_35_L8	L8	DDR3_D53	10,12
IO_L8N_T1_AD14N_35_K8	K8	DDR3_D52	10,12
IO_L9P_T1_DQS_AD7P_35_J4	J4	DDR3_DQS6_P	10,12
IO_L9N_T1_DQS_AD7N_35_H4	H4	DDR3_DQS6_N	10,12
IO_L10P_T1_AD15P_35_K7	K7	DDR3_D51	10,12
IO_L10N_T1_AD15N_35_K6	K6	DDR3_D50	10,12
IO_L11P_T1_SRCC_35_G4	G4	DDR3_D49	10,12
IO_L11N_T1_SRCC_35_F4	F4	DDR3_D48	10,12
IO_L12P_T1_MRCC_35_G5	G5	DDR3_DM6	10
IO_L12N_T1_MRCC_35_F5	F5	NC	
IO_L13P_T2_MRCC_35_E5	E5	DDR3_D47	10,12
IO_L13N_T2_MRCC_35_D5	D5	DDR3_D46	10,12
IO_L14P_T2_SRCC_35_D4	D4	DDR3_D45	10,12
IO_L14N_T2_SRCC_35_C4	C4	DDR3_D44	10,12
IO_L15P_T2_DQS_35_B5	B5	DDR3_DQS5_P	10,12
IO_L15N_T2_DQS_35_A5	A5	DDR3_DQS5_N	10,12
IO_L16P_T2_35_B4	B4	DDR3_D43	10,12
IO_L16N_T2_35_A4	A4	DDR3_D42	10,12
IO_L17P_T2_35_D3	D3	DDR3_D41	10,12
IO_L17N_T2_35_C3	C3	DDR3_D40	10,12
IO_L18P_T2_35_F3	F3	DDR3_DM5	10
IO_L18N_T2_35_E3	E3	NC	
IO_L19P_T3_35_C2	C2	DDR3_D39	10,12
IO_L19N_T3_VREF_35_B2	B2		
IO_L20P_T3_35_A3	A3	DDR3_D38	10,12
IO_L20N_T3_35_A2	A2	DDR3_D37	10,12
IO_L21P_T3_DQS_35_C1	C1	DDR3_DQS4_P	10,12
IO_L21N_T3_DQS_35_B1	B1	DDR3_DQS4_N	10,12
IO_L22P_T3_35_F2	F2	DDR3_D36	10,12
IO_L22N_T3_35_E2	E2	DDR3_D35	10,12
IO_L23P_T3_35_E1	E1	DDR3_D34	10,12
IO_L23N_T3_35_D1	D1	DDR3_D33	10,12
IO_L24P_T3_35_G2	G2	DDR3_D32	10,12
IO_L24N_T3_35_G1	G1	DDR3_DM4	10
IO_25_35_H3	H3	NC	

VTTVREF




FPGA_1V5

J7	VCCO_35_J7
G3	VCCO_35_G3
F6	VCCO_35_F6
D2	VCCO_35_D2
C5	VCCO_35_C5
A1	VCCO_35_A1

U1

SOC_IRON_FG676

FPGA_1V5



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
BANKS34,35 DDR3 SODIMM IF

Date: 9-20-2012_14:39 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 8 of 51 Drawn By DN

XC7A200T-FBG676 ONLY

SOC_IRON_FG676

**BANK 33
XC7A200TFBG676**

VTTVREF

C461 0.1UF 25V X5R

C490 0.1UF 25V X5R

GND

FPGA_1V5

Y4 VCCO_33_Y4

W7 VCCO_33_W7

U3 VCCO_33_U3

AD2 VCCO_33_AD2

AC5 VCCO_33_AC5

AA1 VCCO_33_AA1

IO_0_33_V4

IO_L1P_T0_33_V1

IO_L1N_T0_33_W1

IO_L2P_T0_33_W5

IO_L2N_T0_33_W4

IO_L3P_T0_DQS_33_V3

IO_L3N_T0_DQS_33_V2

IO_L4P_T0_33_V6

IO_L4N_T0_33_W6

IO_L5P_T0_33_W3

IO_L5N_T0_33_Y3

IO_L6P_T0_33_U7

IO_L6N_T0_VREF_33_V7

IO_L7P_T1_33_AB1

IO_L7N_T1_33_AC1

IO_L8P_T1_33_Y2

IO_L8N_T1_33_Y1

IO_L9P_T1_DQS_33_AD1

IO_L9N_T1_DQS_33_AE1

IO_L10P_T1_33_AE2

IO_L10N_T1_33_AF2

IO_L11P_T1_SRCC_33_AB2

IO_L11N_T1_SRCC_33_AC2

IO_L12P_T1_MRCC_33_AA3

IO_L12N_T1_MRCC_33_AA2

IO_L13P_T2_MRCC_33_AA4

IO_L13N_T2_MRCC_33_AB4

IO_L14P_T2_SRCC_33_AC3

IO_L14N_T2_SRCC_33_AD3

IO_L15P_T2_DQS_33_AD5

IO_L15N_T2_DQS_33_AE5

IO_L16P_T2_33_AE3

IO_L16N_T2_33_AF3

IO_L17P_T2_33_AF5

IO_L17N_T2_33_AF4

IO_L18P_T2_33_AC4

IO_L18N_T2_33_AD4

IO_L19P_T3_33_Y7

IO_L19N_T3_VREF_33_AA7

IO_L20P_T3_33_Y6

IO_L20N_T3_33_Y5

IO_L21P_T3_DQS_33_V8

IO_L21N_T3_DQS_33_W8

IO_L22P_T3_33_AA5

IO_L22N_T3_33_AB5

IO_L23P_T3_33_Y8

IO_L23N_T3_33_AA8

IO_L24P_T3_33_AB6

IO_L24N_T3_33_AC6

IO_25_33_V9

V4 NC

V1 DDR3 D31

W1 DDR3 D30

W5 DDR3 D29

W4 DDR3 D28

V3 DDR3 DQS3_P

V2 DDR3 DQS3_N

V6 DDR3 D27

W6 DDR3 D26

W3 DDR3 D25

Y3 DDR3 D24

U7 DDR3 DM3

V7

AB1 DDR3 D23

AC1 DDR3 D22

Y2 DDR3 D21

Y1 DDR3 D20

AD1 DDR3 DQS2_P

AE1 DDR3 DQS2_N

AE2 DDR3 D19

AF2 DDR3 D18

AB2 DDR3 D17

AC2 DDR3 D16

AA3 DDR3 DM2

AA2 NC

AA4 DDR3 D15

AB4 DDR3 D14

AC3 DDR3 D13

AD3 DDR3 D12

AD5 DDR3 DQS1_P

AE5 DDR3 DQS1_N

AE3 DDR3 D11

AF3 DDR3 D10

AF5 DDR3 D9

AF4 DDR3 D8

AC4 DDR3 DM1

AD4 NC

Y7 DDR3 D7

AA7

Y6 DDR3 D6

Y5 DDR3 D5

V8 DDR3 DQS0_P

W8 DDR3 DQS0_N

AA5 DDR3 D4

AB5 DDR3 D3

Y8 DDR3 D2

AA8 DDR3 D1

AB6 DDR3 D0

AC6 DDR3 DM0

V9 NC

C157 100UF 6.3 X5R

GND

XILINX



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
BANK33, DDR3 SODIMM IF

Date: 9-20-2012_14:39 Ver: 1.0

Sheet Size: B Rev: 01


Sheet 9 of 51 Drawn By DN

[illegible][illegible]

DDR3 SODIMM J1 MEMORY TERMINATION RESISTORS


ALL R's ARE DNP
PLACE AT FPGA

DDR3_VTERM_R_0V75




DDR3_D31	9,10
DDR3_D30	9,10
DDR3_D29	9,10
DDR3_D28	9,10
DDR3_D27	9,10
DDR3_D26	9,10
DDR3_D25	9,10
DDR3_D24	9,10
DDR3_D23	9,10
DDR3_D22	9,10
DDR3_D21	9,10
DDR3_D20	9,10
DDR3_D19	9,10
DDR3_D18	9,10
DDR3_D17	9,10
DDR3_D16	9,10
DDR3_D15	9,10
DDR3_D14	9,10
DDR3_D13	9,10
DDR3_D12	9,10
DDR3_D11	9,10
DDR3_D10	9,10
DDR3_D9	9,10
DDR3_D8	9,10
DDR3_D7	9,10
DDR3_D6	9,10
DDR3_D5	9,10
DDR3_D4	9,10
DDR3_D3	9,10
DDR3_D2	9,10
DDR3_D1	9,10
DDR3_D0	9,10

DDR3_VTERM_R_0V75




DDR3_VTERM_R_0V75

DDR3_VTERM_R_0V75




DDR3_VTERM_R_0V75

DDR3_VTERM_R_0V75




DDR3_VTERM_R_0V75

DDR3_VTERM_R_0V75



DDR3_VTERM_R_0V75

DDR3_VTERM_R_0V75



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
DDR3 SODIMM TERM. RESISTORS

Date: 9-20-2012_14:39 Ver: 1.0



Sheet Size: B Rev: 01

Sheet 11 of 51 Drawn By DN

DDR3 SODIMM J1 MEMORY TERMINATION RESISTORS

ALL R's ARE DNP
PLACE AT FPGA


- DDR3_D63 8,10
- DDR3_D62 8,10
- DDR3_D61 8,10
- DDR3_D60 8,10
- DDR3_D59 8,10
- DDR3_D58 8,10
- DDR3_D57 8,10
- DDR3_D56 8,10
- DDR3_D55 8,10
- DDR3_D54 8,10
- DDR3_D53 8,10
- DDR3_D52 8,10
- DDR3_D51 8,10
- DDR3_D50 8,10
- DDR3_D49 8,10
- DDR3_D48 8,10
- DDR3_D47 8,10
- DDR3_D46 8,10
- DDR3_D45 8,10
- DDR3_D44 8,10
- DDR3_D43 8,10
- DDR3_D42 8,10
- DDR3_D41 8,10
- DDR3_D40 8,10
- DDR3_D39 8,10
- DDR3_D38 8,10
- DDR3_D37 8,10
- DDR3_D36 8,10
- DDR3_D35 8,10
- DDR3_D34 8,10
- DDR3_D33 8,10
- DDR3_D32 8,10



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD DDR3 SODIMM TERM. RESISTORS	
Date: 9-20-2012_14:39	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 12 of 51	Drawn By DN

DDR3 SODIMM J1 MEMORY DECOUPLING CAPACITORS



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
DDR3 SODIMM DECOUPLING

Date: 9-20-2012_14:39 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 13 of 51 Drawn By DN

BANK 14
XC7A200TFBG676

IO_0_14_M19	M19	SI5324_INT_ALM_B	16
IO_L1P_T0_D00_MOSI_14_R14	R14	FLASH_D0	4
IO_L1N_T0_D01_DIN_14_R15	R15	FLASH_D1	4
IO_L2P_T0_D02_14_P14	P14	FLASH_D2	4
IO_L2N_T0_D03_14_N14	N14	FLASH_D3	4
IO_L3P_T0_DQS_PUDC_B_14_P15	P15	CTRL2_PWRGOOD	24, 39, 45
IO_L3N_T0_DQS_EMCCLK_14_P16	P16	FPGA_EMCCLK	3
IO_L4P_T0_D04_14_N16	N16	FMC1_HPC_PRSENT_M2C_B	24, 26
IO_L4N_T0_D05_14_N17	N17	FMC1_HPC_PG_M2C	25
IO_L5P_T0_D06_14_R16	R16	FMC_VADJ_ON_B	45
IO_L5N_T0_D07_14_R17	R17	IIC_MUX_RESET_B	6
IO_L6P_T0_FCS_B_14_P18	P18	QSFI_IC_CS_B	4
IO_L6N_T0_D08_VREF_14_N18	N18	IIC_SCL_MAIN	6
IO_L7P_T1_D09_14_K25	K25	IIC_SDA_MAIN	6
IO_L7N_T1_D10_14_K26	K26	PCIE_WAKE_B	28
IO_L8P_T1_D11_14_M20	M20	PCIE_PERST	28
IO_L8N_T1_D12_14_L20	L20	LCD_E_LS	14
IO_L9P_T1_DQS_14_L24	L24	LCD_RW_LS	14
IO_L9N_T1_DQS_D13_14_L25	L25	LCD_DB4_LS	14
IO_L10P_T1_D14_14_M24	M24	LCD_DB5_LS	14
IO_L10N_T1_D15_14_M25	M25	LCD_DB6_LS	14
IO_L11P_T1_SRCC_14_L22	L22	LCD_DB7_LS	14
IO_L11N_T1_SRCC_14_L23	L23	LCD_RS_LS	14
IO_L12P_T1_MRCC_14_M21	M21	USER_CLOCK_P	3
IO_L12N_T1_MRCC_14_M22	M22	USER_CLOCK_N	3
IO_L13P_T2_MRCC_14_N21	N21	ROTARY_PUSH	21
IO_L13N_T2_MRCC_14_N22	N22	ROTARY_INCA	21
IO_L14P_T2_SRCC_14_P20	P20	ROTARY_INCB	21
IO_L14N_T2_SRCC_14_P21	P21	SDIO_CD_DAT3	14
IO_L15P_T2_DQS_RDWR_B_14_N23	N23	SDIO_CMD	14
IO_L15N_T2_DQSDOUT_CSOB_14_N24	N24	SDIO_CLK	14
IO_L16P_T2_CSI_B_14_P19	P19	SDIO_DAT0	14
IO_L16N_T2_A15_D31_14_N19	N19	SDIO_DAT1	14
IO_L17P_T2_A14_D30_14_P23	P23	SDIO_DAT2	14
IO_L17N_T2_A13_D29_14_P24	P24	SDIO_SDDDET	14
IO_L18P_T2_A12_D28_14_R20	R20	SDIO_SDWP	14
IO_L18N_T2_A11_D27_14_R21	R21	PMBUS_CLK_LS	14
IO_L19P_T3_A10_D26_14_R25	R25	PMBUS_DATA_LS	14
IO_L19N_T3_A09_D25_VREF_14_P25	P25	PMBUS_CTRL_LS	14
IO_L20P_T3_A08_D24_14_N26	N26	PMBUS_ALERT_LS	14
IO_L20N_T3_A07_D23_14_M26	M26	GPIO_LED_0	21
IO_L21P_T3_DQS_14_T24	T24	GPIO_LED_1	21
IO_L21N_T3_DQS_A06_D22_14_T25	T25	GPIO_LED_2	21
IO_L22P_T3_A05_D21_14_R26	R26	GPIO_LED_3	21
IO_L22N_T3_A04_D20_14_P26	P26	PMOD_0	21
IO_L23P_T3_A03_D19_14_T22	T22	PMOD_1	21
IO_L23N_T3_A02_D18_14_R22	R22	PMOD_2	21
IO_L24P_T3_A01_D17_14_T23	T23	PMOD_3	21
IO_L24N_T3_A00_D16_14_R23	R23	SFP_LOS	20
IO_25_14_R18	R18	SFP_TX_DISABLE	20

FPGA_3V3

R19 VCCO_14_R19
P22 VCCO_14_P22
N25 VCCO_14_N25
N15 VCCO_14_N15
L21 VCCO_14_L21
K24 VCCO_14_K24


U1

SOC_IRON_FG676

FPGA_3V3

C155
100UF
6.3
X5R


GND



U29

IOGND2
IOGND1
GNDTAB4
GNDTAB3
GNDTAB2
GNDTAB1

PWRCTL1_VCC4B_PG
CTRL2_PWRGOOD from TI controller U9
indicates both VCC3V3 and VCCO_VADJ
FMC power rails are OK



FPGA_3V3

C473
0.1UF
25V
X5R

GND

VCC5V0

C472
0.1UF
25V
X5R

GND

TXS0108E


U45

VCCA
A1
A2
A3
A4
A5
A6
A7
A8
OE
VCCB
B1
B2
B3
B4
B5
B6
B7
B8
GND

LCD_E_LS
LCD_RW_LS
LCD_DB4_LS
LCD_DB5_LS
LCD_DB6_LS
LCD_DB7_LS
LCD_RS_LS

TSSOP_20

PMBUS Isolation



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
GPIO BANK14, SD SOCKET, LCD IF


Date: 9-20-2012_14:39 Ver: 1.0

Sheet Size: B Rev: 01


Sheet 14 of 51 Drawn By DN

CONFIGURATION MAPPING			
PIN	SETTING	CONFIGURATION	
CONFIG0	VCCO_MIO1	PHYAD[1]=1	PHYAD[0]=1
CONFIG1	EPHY_LED0	PHYAD[3]=0	PHYAD[2]=1
CONFIG2	GND	ENA_XC=0	PHYAD[4]=0
	EPHY_LED0	ENA_XC=0	PHYAD[4]=1
CONFIG3	VCCO_MIO1	ENA_XC=1	PHYAD[4]=1
	GND	RGMII_TX=0	RGMII_RX=0
	EPHY_LED0	RGMII_TX=0	RGMII_RX=1
CONFIG3	EPHY_LED1	RGMII_TX=1	RGMII_RX=0
	VCCO_MIO1	RGMII_TX=1	RGMII_RX=1


GEM / MDIO - POWER & DECOUPLING




MAGNETICS / RJ45




AVDDX, AVDDR, AVDDC





AVDD







VDDO, VDDOR



- 1 TEST PORT: IF USING THE TEST PORT INSTALL 49.9 OHM PULLDOWN RESISTORS ON HSDAC_P AND HSDAC_N.
- 2 SEE CONFIGURATION MAPPING TABLE FOR JUMPER SETTINGS





PHY POWER SYMBOL & CAPS MOVED TO PG. 16




GEM / MDIO

		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD 10/100/1000 PHY	
Date:	10-9-2012_15:53	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	15 of 51	Drawn By	DN



3 DVDD 1.2V IS SUPPLIED INTERNALLY. DVDD PINS 5,13,40,47 ARE FOR EXTERNAL CAPS



5324 Clock Recovery


		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD SI5324 CLOCK RECOVERY	
Date:	9-20-2012_14:39	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	16 of 51	Drawn By	DN

SOC_IRON_FG676

BANK 13
XC7A200TFBG676


IO_0_T0_13_U24	U24
IO_L1P_T0_13_U25	U25
IO_L1N_T0_13_U26	U26
IO_L2P_T0_13_V26	V26
IO_L2N_T0_13_W26	W26
IO_L3P_T0_DQS_13_AB26	AB26
IO_L3N_T0_DQS_13_AC26	AC26
IO_L4P_T0_13_W25	W25
IO_L4N_T0_13_Y26	Y26
IO_L5P_T0_13_Y25	Y25
IO_L5N_T0_13_AA25	AA25
IO_L6P_T0_13_V24	V24
IO_L6N_T0_VREF_13_W24	W24
IO_L7P_T1_13_AA24	AA24
IO_L7N_T1_13_AB25	AB25
IO_L8P_T1_13_AA22	AA22
IO_L8N_T1_13_AA23	AA23
IO_L9P_T1_DQS_13_AB24	AB24
IO_L9N_T1_DQS_13_AC24	AC24
IO_L10P_T1_13_V23	V23
IO_L10N_T1_13_W23	W23
IO_L11P_T1_SRCC_13_Y22	Y22
IO_L11N_T1_SRCC_13_Y23	Y23
IO_L12P_T1_MRCC_13_U22	U22
IO_L12N_T1_MRCC_13_V22	V22
IO_L13P_T2_MRCC_13_U21	U21
IO_L13N_T2_MRCC_13_V21	V21
IO_L14P_T2_SRCC_13_W21	W21
IO_L14N_T2_SRCC_13_Y21	Y21
IO_L15P_T2_DQS_13_T20	T20
IO_L15N_T2_DQS_13_U20	U20
IO_L16P_T2_13_W20	W20
IO_L16N_T2_13_Y20	Y20
IO_L17P_T2_13_T19	T19
IO_L17N_T2_13_U19	U19
IO_L18P_T2_13_V19	V19
IO_L18N_T2_13_W19	W19
IO_L19P_T3_13_V18	V18
IO_L19N_T3_VREF_13_W18	W18
IO_L20P_T3_13_T14	T14
IO_L20N_T3_13_T15	T15
IO_L21P_T3_DQS_13_T17	T17
IO_L21N_T3_DQS_13_T18	T18
IO_L22P_T3_13_U15	U15
IO_L22N_T3_13_U16	U16
IO_L23P_T3_13_U14	U14
IO_L23N_T3_13_V14	V14
IO_L24P_T3_13_V16	V16
IO_L24N_T3_13_V17	V17
IO_25_T3_U17	U17

U24	HDMI_R_D21	19
U25	HDMI_R_D16	19
U26	HDMI_R_D11	19
V26	HDMI_R_D7	19
W26	HDMI_R_D8	19
AB26	HDMI_R_DE	19
AC26	HDMI_R_VSYNC	19
W25	HDMI_R_D9	19
Y26	HDMI_R_D6	19
Y25	HDMI_R_D5	19
AA25	HDMI_R_D29	19
V24	HDMI_R_D17	19
W24	HDMI_R_D10	19
AA24	HDMI_R_D4	19
AB25	HDMI_R_D30	19
AA22	HDMI_R_HSYNC	19
AA23	HDMI_R_D28	19
AB24	HDMI_R_D32	19
AC24	HDMI_R_D31	19
V23	HDMI_R_D23	19
W23	HDMI_R_D19	19
Y22	HDMI_R_D33	19
Y23	HDMI_R_D34	19
U22	PHY_TX_CLK	15
V22	HDMI_R_D35	19
U21	PHY_RX_CLK	15
V21	HDMI_R_CLK	15
W21	HDMI_INT	19
Y21	HDMI_R_SPDIF	18
T20	HDMI_SPDIF_OUT_LS	19
U20	HDMI_R_D18	17
W20	HDMI_R_D20	19
Y20	HDMI_R_D22	19
T19	USB_UART_TX	19
U19	USB_UART_RX	5
V19	USB_UART_RTS	5
W19	USB_UART_CTS	5
V18	PHY_RESET_B	5
W18	PHY_MDC	15
T14	PHY_MDIO	15
T15	PHY_TX_CTRL	15
T17	PHY_TXD3	15
T18	PHY_TXD2	15
U15	PHY_TXD1	15
U16	PHY_TXD0	15
U14	PHY_RX_CTRL	15
V14	PHY_RXD3	15
V16	PHY_RXD2	15
V17	PHY_RXD1	15
U17	PHY_RXD0	15




U1

SOC_IRON_FG676



C156
100UF
6.3
X5R




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
BANK13 HDIM/EPHY IF




Date: 9-20-2012_14:39 Ver: 1.0

Sheet Size: B Rev: 01


Sheet 17 of 51 Drawn By DN



Place series Rs at FPGA





HDMI CONNECTOR




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502


Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD HDMI CONN. P2, HDMI SERIES R's	
Date: 9-20-2012_14:39	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 19 of 51	Drawn By DN




SFP+ Connector and Cage

		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD SFP+ CONN. P3			
Date: 9-20-2012_14:39		Ver: 1.0	
Sheet Size: B		Rev: 01	
Sheet 20 of 51		Drawn By DN	



Rotary Switch




4-Pole DIP Switch



LEDs near top edge



Directional Push-Buttons



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
GPIO SWITCHES and LEDs

Date: 9-20-2012_14:39 Ver: 1.0


Sheet Size: B Rev: 01

Sheet 21 of 51 Drawn By DN

BANK 16
XC7A200TFBG676




IO_0_16_H17	
IO_L1P_T0_16_H14	
IO_L1N_T0_16_H15	
IO_L2P_T0_16_G17	
IO_L2N_T0_16_F17	
IO_L3P_T0_DQS_16_F18	
IO_L3N_T0_DQS_16_F19	
IO_L4P_T0_16_G15	
IO_L4N_T0_16_F15	
IO_L5P_T0_16_G19	
IO_L5N_T0_16_F20	
IO_L6P_T0_16_H16	
IO_L6N_T0_VREF_16_G16	
IO_L7P_T1_16_C17	
IO_L7N_T1_16_B17	
IO_L8P_T1_16_E16	
IO_L8N_T1_16_D16	
IO_L9P_T1_DQS_16_A17	
IO_L9N_T1_DQS_16_A18	
IO_L10P_T1_16_B19	
IO_L10N_T1_16_A19	
IO_L11P_T1_SRCC_16_E17	
IO_L11N_T1_SRCC_16_E18	
IO_L12P_T1_MRCC_16_D18	
IO_L12N_T1_MRCC_16_C18	
IO_L13P_T2_MRCC_16_D19	
IO_L13N_T2_MRCC_16_C19	
IO_L14P_T2_SRCC_16_E20	
IO_L14N_T2_SRCC_16_D20	
IO_L15P_T2_DQS_16_B20	
IO_L15N_T2_DQS_16_A20	
IO_L16P_T2_16_C21	
IO_L16N_T2_16_B21	
IO_L17P_T2_16_B22	
IO_L17N_T2_16_A22	
IO_L18P_T2_16_E21	
IO_L18N_T2_16_D21	
IO_L19P_T3_16_C22	
IO_L19N_T3_VREF_16_C23	
IO_L20P_T3_16_B25	
IO_L20N_T3_16_A25	
IO_L21P_T3_DQS_16_A23	
IO_L21N_T3_DQS_16_A24	
IO_L22P_T3_16_C26	
IO_L22N_T3_16_B26	
IO_L23P_T3_16_C24	
IO_L23N_T3_16_B24	
IO_L24P_T3_16_D23	
IO_L24N_T3_16_D24	
IO_25_16_E22	

H17	XADC_GPIO_0	29
H14	FMC1_HPC_LA02_P	26
H15	FMC1_HPC_LA02_N	26
G17	FMC1_HPC_LA03_P	26
F17	FMC1_HPC_LA03_N	25
F18	FMC1_HPC_LA04_P	25
F19	FMC1_HPC_LA04_N	26
G15	FMC1_HPC_LA05_P	24
F15	FMC1_HPC_LA05_N	24
G19	FMC1_HPC_LA06_P	24
F20	FMC1_HPC_LA06_N	24
H16	FMC1_HPC_LA07_P	26
G16	FMC1_HPC_LA07_N	26
C17	FMC1_HPC_LA08_P	25
B17	FMC1_HPC_LA08_N	25
E16	FMC1_HPC_LA09_P	24
D16	FMC1_HPC_LA09_N	24
A17	FMC1_HPC_LA10_P	24
A18	FMC1_HPC_LA10_N	24
B19	FMC1_HPC_LA11_P	26
A19	FMC1_HPC_LA11_N	26
E17	FMC1_HPC_LA01_CC_P	24
E18	FMC1_HPC_LA01_CC_N	24
D18	FMC1_HPC_LA00_CC_P	24
C18	FMC1_HPC_LA00_CC_N	25
D19	FMC1_HPC_CLK0_M2C_P	25
C19	FMC1_HPC_CLK0_M2C_N	26
E20	FMC1_HPC_LA12_P	25
D20	FMC1_HPC_LA12_N	25
B20	FMC1_HPC_LA13_P	25
A20	FMC1_HPC_LA13_N	24
C21	FMC1_HPC_LA14_P	24
B21	FMC1_HPC_LA14_N	24
B22	FMC1_HPC_LA15_P	26
A22	FMC1_HPC_LA15_N	26
E21	FMC1_HPC_LA16_P	25
D21	FMC1_HPC_LA16_N	25
C22	NC	
C23	NC	
B25	XADC_MUX_ADDR0_LS	37
A25	XADC_MUX_ADDR1_LS	37
A23	XADC_MUX_ADDR2_LS	37
A24	PCIE_MGT_CLK_SEL0	30
C26	PCIE_MGT_CLK_SEL1	30
B26	SFP_MGT_CLK_SEL0	30
C24	SFP_MGT_CLK_SEL1	30
B24	SI5324_RST_LS_B	22
D23	REC_CLOCK_C_P	16
D24	REC_CLOCK_C_N	16
E22	XADC_GPIO_1	29



U1


SOC_IRON_FG676



BANK 15
XC7A200TFBG676


IO_0_15_K18	
IO_L1P_T0_AD0P_15_K15	
IO_L1N_T0_AD0N_15_J16	
IO_L2P_T0_AD8P_15_J14	
IO_L2N_T0_AD8N_15_J15	
IO_L3P_T0_DQS_AD1P_15_K16	
IO_L3N_T0_DQS_AD1N_15_K17	
IO_L4P_T0_15_M14	
IO_L4N_T0_15_L14	
IO_L5P_T0_AD9P_15_M15	
IO_L5N_T0_AD9N_15_L15	
IO_L6P_T0_15_M16	
IO_L6N_T0_VREF_15_M17	
IO_L7P_T1_AD2P_15_J19	
IO_L7N_T1_AD2N_15_H19	
IO_L8P_T1_AD10P_15_L17	
IO_L8N_T1_AD10N_15_L18	
IO_L9P_T1_DQS_AD3P_15_K20	
IO_L9N_T1_DQS_AD3N_15_J20	
IO_L10P_T1_AD11P_15_J18	
IO_L10N_T1_AD11N_15_H18	
IO_L11P_T1_SRCC_15_G20	
IO_L11N_T1_SRCC_15_G21	
IO_L12P_T1_MRCC_15_K21	
IO_L12N_T1_MRCC_15_J21	
IO_L13P_T2_MRCC_15_H21	
IO_L13N_T2_MRCC_15_H22	
IO_L14P_T2_SRCC_15_J23	
IO_L14N_T2_SRCC_15_H23	
IO_L15P_T2_DQS_ADV_B_15_G22	
IO_L15N_T2_DQS_ADV_B_15_F22	
IO_L16P_T2_A28_15_J24	
IO_L16N_T2_A27_15_H24	
IO_L17P_T2_A26_15_F23	
IO_L17N_T2_A25_15_E23	
IO_L18P_T2_A24_15_K22	
IO_L18N_T2_A23_15_K23	
IO_L19P_T3_A22_15_G24	
IO_L19N_T3_A21_VREF_15_F24	
IO_L20P_T3_A20_15_E25	
IO_L20N_T3_A19_15_D25	
IO_L21P_T3_DQS_15_E26	
IO_L21N_T3_DQS_A18_15_D26	
IO_L22P_T3_A17_15_H26	
IO_L22N_T3_A16_15_G26	
IO_L23P_T3_FOE_B_15_G25	
IO_L23N_T3_FWE_B_15_F25	
IO_L24P_T3_RS1_15_J25	
IO_L24N_T3_RS0_15_J26	
IO_25_15_L19	

K18	XADC_GPIO_2	29
K15	XADC_VAUX0_R_P	29
J16	XADC_VAUX0_R_N	29
J14	XADC_VAUX8_R_P	29
J15	XADC_VAUX8_R_N	29
K16	XADC_AD1_R_P	37
K17	XADC_AD1_R_N	37
M14	FMC1_HPC_LA19_P	26
L14	FMC1_HPC_LA19_N	26
M15	XADC_AD9_R_P	26
L15	XADC_AD9_R_N	37
M16	FMC1_HPC_LA20_P	25
M17	FMC1_HPC_LA20_N	25
J19	FMC1_HPC_LA21_P	26
H19	FMC1_HPC_LA21_N	26
L17	FMC1_HPC_LA22_P	26
L18	FMC1_HPC_LA22_N	25
K20	FMC1_HPC_LA23_P	25
J20	FMC1_HPC_LA23_N	24
J18	FMC1_HPC_LA24_P	26
H18	FMC1_HPC_LA24_N	26
G20	FMC1_HPC_LA18_CC_P	24
G21	FMC1_HPC_LA18_CC_N	24
K21	FMC1_HPC_LA17_CC_P	24
J21	FMC1_HPC_LA17_CC_N	24
H21	FMC1_HPC_CLK1_M2C_P	24
H22	FMC1_HPC_CLK1_M2C_N	25
J23	USER_SMA_CLOCK_P	3
H23	USER_SMA_CLOCK_N	3
G22	FMC1_HPC_LA25_P	25
F22	FMC1_HPC_LA25_N	25
J24	FMC1_HPC_LA26_P	24
H24	FMC1_HPC_LA26_N	24
F23	FMC1_HPC_LA27_P	24
E23	FMC1_HPC_LA27_N	24
K22	FMC1_HPC_LA28_P	26
K23	FMC1_HPC_LA28_N	26
G24	FMC1_HPC_LA29_P	26
F24	FMC1_HPC_LA29_N	25
E25	FMC1_HPC_LA30_P	25
D25	FMC1_HPC_LA30_N	26
E26	FMC1_HPC_LA31_P	25
D26	FMC1_HPC_LA31_N	25
H26	FMC1_HPC_LA32_P	26
G26	FMC1_HPC_LA32_N	26
G25	FMC1_HPC_LA33_P	26
F25	FMC1_HPC_LA33_N	25
J25	SM_FAN_TACH	38
J26	SM_FAN_PWM	38
L19	XADC_GPIO_3	29



U1

SOC_IRON_FG676



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
BANKS15,16 HPC FMC and XADC IF

Date: 9-20-2012_14:39 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 22 of 51 Drawn By DN

D

C

B


A

D


C

B

A




J30
ASP_134486_01




J30
ASP_134486_01

IIC Address = 0bxxxxxx00




J30
ASP_134486_01



J30
ASP_134486_01


When OE = 1
Switch is Closed




FMC Power Good





14,24,39,45

CTRL2_PWRGOOD from TI controller U9
indicates both VCC3V3 and VCCO_VADJ
FMC power rails are OK






ANSI/VITA 57.1 - Revised 2010
FMC 1 HPC Header, Rows A, B, C, D

		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD FMC1 J30 ROWS A, B, C, D	
Date:	9-20-2012_14:57	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	24 of 51	Drawn By	DN




ANSI/VITA 57.1 - Revised 2010
FMC 1 HPC Header, Rows E, F, G

		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD FMC1 J30 ROWS E, F, G	
Date:	9-20-2012_14:39	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	25 of 51	Drawn By	DN






ANSI/VITA 57.1 - Revised 2010
FMC 1 HPC Header, Rows H, J, K

		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD FMC1 J30 ROWS H, J, K	
Date:	9-20-2012_14:39	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	26 of 51	Drawn By	DN



ANSI/VITA 57.1 - Revised 2010
FMC 1 HPC Header, GND

		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD FMC1 J30 ROWS GND	
Date:	9-20-2012_14:39	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	27 of 51	Drawn By	DN



PCIE 4X Card Edge




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

```
Title:      SCHEM, ROHS COMPLIANT
           AC701 EVALUATION BOARD
           PCIe 4X CARD EDGE CONN. P1
```


Date:	9-20-2012_14:39	Ver:	1.0
-------	-----------------	------	-----

Sheet Size: B	Rev: 01
---------------	---------

Sheet	28 of 51	Drawn By	DN
-------	----------	----------	----




SOC_IRON_FG676




U1

SOC_IRON_FG676




Place scope test points
close to FPGA

SOC_IRON_FG676




U1

SOC_IRON_FG676




Place scope test points
close to FPGA





Spec=4.7uF, 2x0.1uF

Place MGT 0.1uF caps within
the FPGA via field on the bottom
of the board, one for each
MGT power pin/GND pin pair





Spec=4.7uF, 2x0.1uF



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD MGT PWR. BANKS AVCC and AVTT	
Date: 9-20-2012_14:39	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 31 of 51	Drawn By DN



SOC_IRON_FG676



U1

SOC_IRON_FG676



SOC_IRON_FG676



U1

SOC_IRON_FG676

SOC_IRON_FG676




U1

SOC_IRON_FG676

VCCINT


VCCINT



1x680uF, 2x100uF, 28x4.7uF
42x0.47uF on PG.34

VCCAUX


VCCAUX



3x47uF, 4x4.7uF, 7x0.47uF

VCCBRAM

VCCBRAM



2x100uF, 4x4.7uF, 8x0.47uF



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
FPGA CORE PWR. BANKS

Date: 9-20-2012_14:39

Ver: 1.0

Sheet Size: B

Rev: 01

Sheet 32 of 51

Drawn By DN

SOC_IRON_FG676

BANK GND
XC7A200TFBG676


- K19
- P7
- AA26
- A6
- A8
- A10
- A12
- A16
- AA6
- A26
- AA14
- AA16
- A14
- AA9
- AB8
- AB9
- AB10
- AB3
- AB14
- AB23
- AC7
- AB12
- AC15
- AD6
- AD9
- AC20
- AD16
- AE4
- AD11
- AD13
- AE6
- AE15
- AF6
- AF8
- AE24
- AF1
- AF12
- AF14
- AF16
- AF21
- AF10
- B6
- B15
- B16
- B3
- B23
- C9
- C6
- C13
- C11
- C16
- T11
- C20
- D7
- D15
- D17
- V5
- E7
- E8

- GND_K19
- GND_P7
- GND_AA26
- GND_A6
- GND_A8
- GND_A10
- GND_A12
- GND_A16
- GND_AA6
- GND_A26
- GND_AA14
- GND_AA16
- GND_A14
- GND_AA9
- GND_AB8
- GND_AB9
- GND_AB10
- GND_AB3
- GND_AB14
- GND_AB23
- GND_AC7
- GND_AB12
- GND_AC15
- GND_AD6
- GND_AD9
- GND_AC20
- GND_AD16
- GND_AE4
- GND_AD11
- GND_AD13
- GND_AE6
- GND_AE15
- GND_AF6
- GND_AF8
- GND_AE24
- GND_AF1
- GND_AF12
- GND_AF14
- GND_AF16
- GND_AF21
- GND_AF10
- GND_B6
- GND_B15
- GND_B16
- GND_B3
- GND_B23
- GND_C9
- GND_C6
- GND_C13
- GND_C11
- GND_C16
- GND_T11
- GND_C20
- GND_D7
- GND_D15
- GND_D17
- GND_V5
- GND_E7
- GND_E8

- E4
- E9
- E24
- F9
- F14
- F21
- E10
- E12
- E14
- E15
- G11
- G12
- G10
- H5
- H25
- J2
- J12
- G13
- G18
- K11
- K13
- J22
- K9
- L12
- L16
- L26
- M3
- M9
- L6
- L10
- M13
- N20
- F1
- M23
- N10
- R4
- R10
- P9
- P13
- T1
- T9
- R24
- U8
- U10
- U12
- U18
- T13
- P17
- T21
- V15
- V25
- W2
- V13
- Y10
- Y11
- Y12
- Y13
- Y19
- W12
- W22

VCCINT

VCCINT



42x0.47uF

GND

U1

SOC_IRON_FG676




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD FPGA PWR. BANK GND	
Date: 9-20-2012_14:39	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 33 of 51	Drawn By DN


XADC I/F MONITORING CIRCUIT PAGE 1

VCCINT 0A-10A => CS = 0V - 1.009V G=20, Rg=5.21K
VCCINT 0A-4A => CS = 0V - 0.996V G=50, Rg=2.05K
J11 ON = 4A RANGE
J11 OFF = 10A RANGE


Rsense
IR drop




VCCAUX 0A-6.0A => CS = 0V - 0.9124V
G=30, Rg=3.40K



VCCBRAM 0A-1.8A => CS = 0V - 0.9090V
G=100, Rg=1.00K




FPGA_1V5 0A-6.0A => CS = 0V - 0.6036V
G=20, Rg=5.23K




CONTROLLER #1

OP AMP SUPPLY





3.3V IMMEDIATE ON FIXED SUPPLY



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD XADC MON. OP AMPS	
Date: 9-20-2012_14:39	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 34 of 51	Drawn By DN









ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
XADC MON. OP AMPS

Date:	9-20-2012_14:39	Ver:	1.0
-------	-----------------	------	-----

Sheet Size: B	Rev: 01
---------------	---------

Sheet	36 of 51	Drawn By	DN
-------	----------	----------	----

[illegible]

XADC I/F MONITORING CIRCUIT PAGE 4

4 3 2 1

D

C

B

A

4 3 2 1

U14

U13

U65

C117

C118

C311

C305

C423

C424

R154

R153

R312

R311

R294

R345

Z47

R249

R344

Z44

R350

R343

Z37

R352

R349

Z62

R347

R348

Z58

R326

R346

Z52

ADG707BRU

TXS0104E

ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502


Title: SCHEM, ROHS COMPLIANT
AC701 EVALUATION BOARD
XADC MON. 2X MUX

Date: 9-20-2012_14:39 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 37 of 51 Drawn By DN


POWER SYSTEM SCHEMATIC STARTS HERE



AC701 POWER SYSTEM CONFIGURATION


CTLR REF	PAGE	PMBUS ADDR/RAIL	NET NAME	VOLTAGE	VREG-TYPE	MAX I
#1 U8	PG 39 101	UCD90120A	4 RAILS:			
	PG 40 101	1	VCCINT	1.0V	LMZ12010 U49	10A
	PG 41 101	2	VCCAUX	1.8V	TPS84621 U53	6A
	PG 42 101	3	VCCBRAM	1.0V	TPS84320 U54	3A
	PG 43 101	4	FPGA_1V5	1.5V	TPS84621 U55	6A
#2 U9	PG 45 102	UCD90120A	5 RAILS:			
	PG 46 102	1	VCCO_VADJ	2.5V	TPS84621 U56	6A
	PG 47 102	2	FPGA_1V8	1.8V	TPS84320 U57	3A
	PG 48 102	3	FPGA_3V3	3.3V	TPS84621 U58	6A
	PG 49 102	4	MGTAVCC	1.0V	TPS84320 U59	3A
	PG 49 102	5	MGTAVTT	1.2V	TPS84320 U60	3A

Keyed Fan Header



Fan On at Pwr Up

Keyed PMBUS Conn.






VOLTAGE REGULATOR INHIBIT
JUMPER ON = CONTROLLERS TURN VREG OUTPUTS OFF
JUMPER OFF = VREG OUTPUTS ENABLED, CONTROLLERS CAN TURN THEM ON



Power Connector and switch, PMBus Header

		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD POWER CONN.,SWITCH,PMBUS HEADER,FAN CONTROL	
Date:	12-3-2012_12:58	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	38 of 51	Drawn By	DN


VOLTAGE SENSE FILTERS




VOLTAGE SENSE



RAIL ENABLES




MARGIN TRIM



PMBus Addr 101




UCD90120ARGC
VQFN_64



CTRL1 SHUTDOWN ENABLE
HI = CLOSE SWITCH, ENABLE S/D
LO = OPEN SWITCH, INHIBIT S/D

CURRENT SENSE FILTERS

Tap into GND close to the SENSE_P pin










CORE,VCCO/DDR3 DIMM POWER




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD UCD90120A CTRLR #1 ADDR 101	
Date: 10-24-2012_11:45	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 39 of 51	Drawn By DN








REMOTE SENSE Z-SHORT PLACED
CLOSE TO FPGA POWER PIN

VCCBRAM 1.0V



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD VCCBRAM REGULATOR	
Date: 9-20-2012_14:39	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 42 of 51	Drawn By DN




FPGA_1V5


ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD VCCO FPGA_1V5 REGULATOR	
Date: 9-20-2012_14:39	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 43 of 51	Drawn By DN


DDR3 SODIMM TERM. REGULATOR, 0.75v @ 3A




DDR3 SODIMM MEM. TERM. RESISTOR REGULATOR, 0.75v @ 3A



		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD DDR3 MEMORY TERM. REGULATOR	
Date:	9-20-2012_14:39	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	44 of 51	Drawn By	DN






VCCO_VADJ 2.5V



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD VCCO_VADJ REGULATOR	
Date: 9-28-2012_8:54	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 46 of 51	Drawn By DN




VCC1V8 & FPGA_1V8




ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD FPGA_1V8 REGULATOR	
Date: 9-20-2012_14:39	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 47 of 51	Drawn By DN



FPGA_3V3 & VCC3V3 3.3V

		ASSY P/N: 0431747 PCB P/N: 1280669 SCH P/N: 0381502	
Title:		SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD VCC3V3 REGULATOR	
Date:	9-20-2012_14:39	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	48 of 51	Drawn By	DN




MGTAVCC 1.0V



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD MGTAVCC REGULATOR	
Date: 9-20-2012_14:39	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 49 of 51	Drawn By DN



MGTAVTT 0A-1.5A => CS = 0V - 2.013V
G=268.4, Rg=374

MGTAVTT 1.2V



ASSY P/N: 0431747
PCB P/N: 1280669
SCH P/N: 0381502

Title: SCHEM, ROHS COMPLIANT AC701 EVALUATION BOARD MGTAVTT REGULATOR	
Date: 9-20-2012_14:39	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 50 of 51	Drawn By DN

