

6502 MICROPROCESSOR INSTRUCTIONS

ADC	Add Memory to Accumulator with Carry	LDA	Load Accumulator with Memory
AND	"AND" Memory with Accumulator	LDX	Load Index X with Memory
ASL	Shift Left One Bit (Memory or Accumulator)	LDY	Load Index Y with Memory
BCC	Branch on Carry Clear	LSR	Shift Right one Bit (Memory or Accumulator)
BCS	Branch on Carry Set	NOP	No Operation
BEQ	Branch on Result Zero	ORA	"OR" Memory with Accumulator
BIT	Test Bits in Memory with Accumulator	PHA	Push Accumulator on Stack
BMI	Branch on Result Minus	PHP	Push Processor Status on Stack
BNE	Branch on Result not Zero	PLA	Pull Accumulator from Stack
BPL	Branch on Result Plus	PLP	Pull Processor Status from Stack
BRK	Force Break	ROL	Rotate One Bit Left (Memory or Accumulator)
BVC	Branch on Overflow Clear	ROR	Rotate One Bit Right (Memory or Accumulator)
BVS	Branch on Overflow Set	RTI	Return from Interrupt
CLC	Clear Carry Flag	RTS	Return from Subroutine
CLD	Clear Decimal Mode	SBC	Subtract Memory from Accumulator with Borrow
CLI	Clear Interrupt Disable Bit	SEC	Set Carry Flag
CLV	Clear Overflow Flag	SED	Set Decimal Mode
CMP	Compare Memory and Accumulator	SEI	Set Interrupt Disable Status
CPX	Compare Memory and Index X	STA	Store Accumulator in Memory
CPY	Compare Memory and Index Y	STX	Store Index X in Memory
DEC	Decrement Memory by One	STY	Store Index Y in Memory
DEX	Decrement Index X by One	TAX	Transfer Accumulator to Index X
DEY	Decrement Index Y by One	TAY	Transfer Accumulator to Index Y
EOR	"Exclusive-Or" Memory with Accumulator	TSX	Transfer Stack Pointer to Index X
INC	Increment Memory by One	TXA	Transfer Index X to Accumulator
INX	Increment Index X by One	TXS	Transfer Index X to Stack Pointer
INY	Increment Index Y by One	TYA	Transfer Index Y to Accumulator
JMP	Jump to New Location		
JSR	Jump to New Location Saving Return Address		

THE FOLLOWING NOTATION APPLIES TO THIS SUMMARY:

A	Accumulator
X, Y	Index Registers
M	Memory
C	Borrow
P	Processor Status Register
S	Stack Pointer
✓	Change
—	No Change
+	Add
∧	Logical AND
-	Subtract
∨	Logical Exclusive Or
↑	Transfer From Stack
↓	Transfer To Stack
→	Transfer To
←	Transfer To
∨	Logical OR
PC	Program Counter
PCH	Program Counter High
PCL	Program Counter Low
OPER	Operand
*	Immediate Addressing Mode

FIGURE 1. ASL-SHIFT LEFT ONE BIT OPERATION




FIGURE 2. ROTATE ONE BIT LEFT (MEMORY OR ACCUMULATOR)







FIGURE 3.



NOTE 1: BIT — TEST BITS

Bit 6 and 7 are transferred to the status register. If the result of A AND M is zero then Z=1, otherwise Z=0.

PROGRAMMING MODEL



INSTRUCTION CODES

Name Description	Operation	Addressing Mode	Assembly Language Form	HEX OP Code	No. Bytes	"P" Status Reg. N Z C I D V
ADC Add memory to accumulator with carry	$A + M + C \rightarrow A, C$	Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X) (Indirect), Y	ADC #Oper ADC Oper ADC Oper, X ADC Oper ADC Oper, X ADC Oper, Y ADC (Oper, X) ADC (Oper), Y	69 65 75 6D 7D 79 61 71	2 2 2 3 3 3 2 2	✓✓✓---✓
AND "AND" memory with accumulator	$A \wedge M \rightarrow A$	Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X) (Indirect), Y	AND #Oper AND Oper AND Oper, X AND Oper AND Oper, X AND Oper, Y AND (Oper, X) AND (Oper), Y	29 25 35 2D 3D 39 21 31	2 2 2 3 3 3 2 2	✓✓-----
ASL Shift left one bit (Memory or Accumulator)	(See Figure 1)	Accumulator Zero Page Zero Page, X Absolute Absolute, X	ASL A ASL Oper ASL Oper, X ASL Oper ASL Oper, X	0A 06 16 0E 1E	1 2 2 3 3	✓✓✓-----
BCC Branch on carry clear	Branch on C=0	Relative	BCC Oper	90	2	-----
BCS Branch on carry set	Branch on C=1	Relative	BCS Oper	B0	2	-----
BEQ Branch on result zero	Branch on Z=1	Relative	BEQ Oper	F0	2	-----
BIT Test bits in memory with accumulator	$A \wedge M, M_7 \rightarrow N, M_6 \rightarrow V$	Zero Page Absolute	BIT* Oper BIT* Oper	24 2C	2 3	M_7 ✓--- M_6
BMI Branch on result minus	Branch on N=1	Relative	BMI Oper	30	2	-----
BNE Branch on result not zero	Branch on Z=0	Relative	BNE Oper	D0	2	-----
BPL Branch on result plus	Branch on N=0	Relative	BPL oper	10	2	-----
BRK Force Break	Forced Interrupt $PC \leftarrow 2 + P \uparrow$	Implied	BRK*	00	1	----1---
BVC Branch on overflow clear	Branch on V=0	Relative	BVC Oper	50	2	-----

Note 1: M_7 and 7 are transferred to the status register. If the result of $A \wedge M$ is then M_6 , 1 otherwise 0.

Note 2: A BPL command cannot be masked by setting 1.

Programming 6502 Assembly Language

Name Description	Operation	Addressing Mode	Assembly Language Form	HEX OP Code	No. Bytes	"P" Status Reg. N Z C I D V
BVS Branch on overflow set	Branch on V=1	Relative	BVS Oper	70	2	-----
CLC Clear carry flag	0 → C	Implied	CLC	1B	1	---0---
CLD Clear decimal mode	0 → D	Implied	CLD	DB	1	-0-----
CLI	0 → I	Implied	CLI	5B	1	---0---
CLV Clear overflow flag	0 → V	Implied	CLV	BB	1	0-----
CMP Compare memory and accumulator	A — M	Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X) (Indirect), Y	CMP #Oper CMP Oper CMP Oper, X CMP Oper CMP Oper, X CMP Oper, Y CMP (Oper, X) CMP (Oper), Y	C9 C5 D5 C0 D0 D9 C1 D1	2 2 2 3 3 3 2 2	✓✓✓----
CPX Compare memory and index X	X — M	Immediate Zero Page Absolute	CPX #Oper CPX Oper CPX Oper	E0 E4 EC	2 2 3	✓✓✓----
CPY Compare memory and index Y	Y — M	Immediate Zero Page Absolute	CPY #Oper CPY Oper CPY Oper	C0 C4 CC	2 2 3	✓✓✓----
DEC Decrement memory by one	M — 1 → M	Zero Page Zero Page, X Absolute Absolute, X	DEC Oper DEC Oper, X DEC Oper DEC Oper, X	C6 D6 CE DE	2 2 3 3	✓✓-----
DEX Decrement index X by one	X — 1 → X	Implied	DEX	CA	1	✓✓-----
DEY Decrement index Y by one	Y — 1 → Y	Implied	DEY	BA	1	✓✓-----

Appendix A

Name Description	Operation	Addressing Mode	Assembly Language Form	HEX OP Code	No. Bytes	"P" Status Reg. N Z C I O V
EOR "Exclusive-Or" memory with accumulator	$A \vee M \rightarrow A$	Immediate Zero Page Zero Page,X Absolute Absolute,X Absolute,Y (Indirect,X) (Indirect),Y	EOR #Oper EOR Oper EOR Oper,X EOR Oper EOR Oper,X EOR Oper,Y EOR (Oper,X) EOR (Oper),Y	49 45 55 40 50 59 41 51	2 2 2 3 3 3 2 2	✓✓-----
INC Increment memory by one	$M + 1 \rightarrow M$	Zero Page Zero Page,X Absolute Absolute,X	INC Oper INC Oper,X INC Oper INC Oper,X	E6 F6 EE FE	2 2 3 3	✓✓-----
INX Increment index X by one	$X + 1 \rightarrow X$	Implied	INX	EB	1	✓✓-----
INY Increment index Y by one	$Y + 1 \rightarrow Y$	Implied	INY	CB	1	✓✓-----
JMP Jump to new location	$(PC+1) \rightarrow PCL$ $(PC+2) \rightarrow PCH$	Absolute Indirect	JMP Oper JMP (Oper)	4C 6C	3 3	-----
JSR Jump to new location saving return address	$PC+2 \downarrow$ $(PC+1) \rightarrow PCL$ $(PC+2) \rightarrow PCH$	Absolute	JSR Oper	20	3	-----
LDA Load accumulator with memory	$M \rightarrow A$	Immediate Zero Page Zero Page,X Absolute Absolute,X Absolute,Y (Indirect,X) (Indirect),Y	LDA #Oper LDA Oper LDA Oper,X LDA Oper LDA Oper,X LDA Oper,Y LDA (Oper,X) LDA (Oper),Y	A9 A5 B5 AD BD B9 A1 B1	2 2 2 3 3 3 2 2	✓✓-----
LDX Load index X with memory	$M \rightarrow X$	Immediate Zero Page Zero Page,Y Absolute Absolute,Y	LDX #Oper LDX Oper LDX Oper,Y LDX Oper LDX Oper,Y	A2 A6 B6 AE BE	2 2 2 3 3	✓✓-----
LDY Load index Y with memory	$M \rightarrow Y$	Immediate Zero Page Zero Page,X Absolute Absolute,X	LDY #Oper LDY Oper LDY Oper,X LDY Oper LDY Oper,X	A0 A4 B4 AC BC	2 2 2 3 3	✓✓-----

Programming 6502 Assembly Language

Name Description	Operation	Addressing Mode	Assembly Language Form	HEX OP Code	No. Bytes	"P" Status Reg. N Z C I O V
LSR Shift right one bit (memory or accumulator)	(See Figure 1)	Accumulator Zero Page Zero Page,X Absolute Absolute,X	LSR A LSR Oper LSR Oper,X LSR Oper LSR Oper,X	4A 46 56 4E 5E	1 2 2 3 3	0√√---
NOP No operation	No Operation	Implied	NOP	EA	1	-----
ORA "OR" memory with accumulator	A V M → A	Immediate Zero Page Zero Page,X Absolute Absolute,X Absolute,Y (Indirect,X) (Indirect),Y	ORA #Oper ORA Oper ORA Oper,X ORA Oper ORA Oper,X ORA Oper,Y ORA (Oper,X) ORA (Oper),Y	09 05 15 00 10 19 01 11	2 2 2 3 3 3 2 2	√√-----
PHA Push accumulator on stack	A ↓	Implied	PHA	48	1	-----
PHP Push processor status on stack	P ↓	Implied	PHP	08	1	-----
PLA Pull accumulator from stack	A ↑	Implied	PLA	68	1	√√-----
PLP Pull processor status from stack	P ↑	Implied	PLP	28	1	From Stack
ROL Rotate one bit left (memory or accumulator)	(See Figure 2)	Accumulator Zero Page Zero Page,X Absolute Absolute,X	ROL A ROL Oper ROL Oper,X ROL Oper ROL Oper,X	2A 26 36 2E 3E	1 2 2 3 3	√√√---
ROR Rotate one bit right (memory or accumulator)	(See Figure 3)	Accumulator Zero Page Zero Page,X Absolute Absolute,X	ROR A ROR Oper ROR Oper,X ROR Oper ROR Oper,X	6A 66 76 6E 7E	1 2 2 3 3	√√√---

Appendix A

Name Description	Operation	Addressing Mode	Assembly Language Form	HEX OP Code	No. Bytes	"P" Status Reg. N Z C I D V
RTI Return from interrupt	$P \leftarrow PC \uparrow$	Implied	RTI	40	1	From Stack
RTS Return from subroutine	$PC \leftarrow PC - 1 \rightarrow PC$	Implied	RTS	60	1	-----
SBC Subtract memory from accumulator with borrow	$A \leftarrow M - \bar{C} \rightarrow A$	Immediate Zero Page Zero Page,X Absolute Absolute,X Absolute,Y (Indirect,X) (Indirect),Y	SBC #Oper SBC Oper SBC Oper,X SBC Oper SBC Oper,X SBC Oper,Y SBC (Oper,X) SBC (Oper),Y	E9 E5 F5 ED FD F9 E1 F1	2 2 2 3 3 3 2 2	✓✓✓---\
SEC Set carry flag	$1 \rightarrow C$	Implied	SEC	38	1	--1----
SED Set decimal mode	$1 \rightarrow D$	Implied	SED	F8	1	-----1--
SEI Set interrupt disable status	$1 \rightarrow I$	Implied	SEI	78	1	----1---
STA Store accumulator in memory	$A \rightarrow M$	Zero Page Zero Page,X Absolute Absolute,X Absolute,Y (Indirect,X) (indirect),Y	STA Oper STA Oper,X STA Oper STA Oper,X STA Oper,Y STA (Oper,X) STA (Oper),Y	85 95 8D 9D 99 81 91	2 2 3 3 3 2 2	-----
STX Store index X in memory	$X \rightarrow M$	Zero Page Zero Page,Y Absolute	STX Oper STX Oper,Y STX Oper	86 96 8E	2 2 3	-----
STY Store index Y in memory	$Y \rightarrow M$	Zero Page Zero Page,X Absolute	STY Oper STY Oper,X STY Oper	84 94 8C	2 2 3	-----
TAX Transfer accumulator to index X	$A \rightarrow X$	Implied	TAX	AA	1	✓✓-----
TAY Transfer accumulator to index Y	$A \rightarrow Y$	Implied	TAY	AB	1	✓✓-----
TSX Transfer stack pointer to index X	$S \rightarrow X$	Implied	TSX	BA	1	✓✓- ----

Name Description	Operation	Addressing Mode	Assembly Language Form	HEX OP Code	No. Bytes	"P" Status Reg. N Z C I D V
TXA Transfer index X to accumulator	$X \rightarrow A$	Implied	TXA	BA	1	✓✓-----
TXS Transfer index X to stack pointer	$X \rightarrow S$	Implied	TXS	9A	1	-----
TYA Transfer index Y to accumulator	$Y \rightarrow A$	Implied	TYA	9B	1	✓✓-----

HEX OPERATION CODES

00 — BRK	2F — NOP	5E — LSR — Absolute, X
01 — ORA — (Indirect, X)	30 — BMI	5F — NOP
02 — NOP	31 — AND — (Indirect, Y)	60 — RTS
03 — NOP	32 — NOP	61 — ADC — (Indirect, X)
04 — NOP	33 — NOP	62 — NOP
05 — ORA — Zero Page	34 — NOP	63 — NOP
06 — ASL — Zero Page	35 — AND — Zero Page, X	64 — NOP
07 — NOP	36 — ROL — Zero Page, X	65 — ADC — Zero Page
08 — PHP	37 — NOP	66 — ROR — Zero Page
09 — ORA — Immediate	38 — SEC	67 — NOP
0A — ASL — Accumulator	39 — AND — Absolute, Y	68 — PLA
0B — NOP	3A — NOP	69 — ADC — Immediate
0C — NOP	3B — NOP	6A — ROR — Accumulator
0D — ORA — Absolute	3C — NOP	6B — NOP
0E — ASL — Absolute	3D — AND — Absolute, X	6C — JMP — Indirect
0F — NOP	3E — ROL — Absolute, X	6D — ADC — Absolute
10 — BPL	3F — NOP	6E — ROR — Absolute
11 — ORA — (Indirect, Y)	40 — RTI	6F — NOP
12 — NOP	41 — EOR — (Indirect, X)	70 — BVS
13 — NOP	42 — NOP	71 — ADC — (Indirect, Y)
14 — NOP	43 — NOP	72 — NOP
15 — ORA — Zero Page, X	44 — NOP	73 — NOP
16 — ASL — Zero Page, X	45 — EOR — Zero Page	74 — NOP
17 — NOP	46 — LSR — Zero Page	75 — ADC — Zero Page, X
18 — CLC	47 — NOP	76 — ROR — Zero Page, X
19 — ORA — Absolute, Y	48 — PHA	77 — NOP
1A — NOP	49 — EOR — Immediate	78 — SEI
1B — NOP	4A — LSR — Accumulator	79 — ADC — Absolute, Y
1C — NOP	4B — NOP	7A — NOP
1D — ORA — Absolute, X	4C — JMP — Absolute	7B — NOP
1E — ASL — Absolute, X	4D — EOR — Absolute	7C — NOP
1F — NOP	4E — LSR — Absolute	7D — ADC — Absolute, X NOF
20 — JSR	4F — NOP	7E — ROR — Absolute, X NOF
21 — AND — (Indirect, X)	50 — BVC	7F — NOP
22 — NOP	51 — EOR (Indirect, Y)	80 — NOP
23 — NOP	52 — NOP	81 — STA — (Indirect, X)
24 — BIT — Zero Page	53 — NOP	82 — NOP
25 — AND — Zero Page	54 — NOP	83 — NOP
26 — ROL — Zero Page	55 — EOR — Zero Page, X	84 — STY — Zero Page
27 — NOP	56 — LSR — Zero Page, X	85 — STA — Zero Page
28 — PLP	57 — NOP	86 — STX — Zero Page
29 — AND — Immediate	58 — CLI	87 — NOP
2A — ROL — Accumulator	59 — EOR — Absolute, Y	88 — DEY
2B — NOP	5A — NOP	89 — NOP
2C — BIT — Absolute	5B — NOP	8A — TXA
2D — AND — Absolute	5C — NOP	8B — NOP
2E — ROL — Absolute	5D — EOR — Absolute, X	8C — STY — Absolute

Appendix A

8D — STA — Absolute	B4 — LDY — Zero Page, X	DB — NOP
8E — STX — Absolute	B5 — LDA — Zero Page, X	DC — NOP
8F — NOP	B6 — LDX — Zero Page, Y	DD — CMP — Absolute, X
90 — BCC	B7 — NOP	DE — DEC — Absolute, X
91 — STA — (Indirect), Y	B8 — CLV	DF — NOP
92 — NOP	B9 — LDA — Absolute, Y	E0 — CPX — Immediate
93 — NOP	BA — TSX	E1 — SBC — (Indirect), X
94 — STY — Zero Page, X	BB — NOP	E2 — NOP
95 — STA — Zero Page, X	BC — LDY — Absolute, X	E3 — NOP
96 — STX — Zero Page, Y	BD — LDA — Absolute, X	E4 — CPX — Zero Page
97 — NOP	BE — LDX — Absolute, Y	E5 — SBC — Zero Page
98 — TYA	BF — NOP	E6 — INC — Zero Page
99 — STA — Absolute, Y	C0 — CPY — Immediate	E7 — NOP
9A — TXS	C1 — CMP — (Indirect), X	E8 — INX
9B — NOP	C2 — NOP	E9 — SBC — Immediate
9C — NOP	C3 — NOP	EA — NOP
9D — STA — Absolute, X	C4 — CPY — Zero Page	EB — NOP
9E — NOP	C5 — CMP — Zero Page	EC — CPX — Absolute
9F — NOP	C6 — DEC — Zero Page	ED — SBC — Absolute
A0 — LDY — Immediate	C7 — NOP	EE — INC — Absolute
A1 — LDA — (Indirect), X	C8 — INY	EF — NOP
A2 — LDX — Immediate	C9 — CMP — Immediate	F0 — BEQ
A3 — NOP	CA — DEX	F1 — SBC — (Indirect), Y
A4 — LDY — Zero Page	CB — NOP	F2 — NOP
A5 — LDA — Zero Page	CC — CPY — Absolute	F3 — NOP
A6 — LDX — Zero Page	CD — CMP — Absolute	F4 — NOP
A7 — NOP	CE — DEC — Absolute	F5 — SBC — Zero Page, X
A8 — TAY	CF — NOP	F6 — INC — Zero Page, X
A9 — LDA — Immediate	D0 — BNE	F7 — NOP
AA — TAX	D1 — CMP — (Indirect), Y	F8 — SED
AB — NOP	D2 — NOP	F9 — SBC — Absolute, Y
AC — LDY — Absolute	D3 — NOP	FA — NOP
AD — Absolute	D4 — NOP	FB — NOP
AE — LDX — Absolute	D5 — CMP — Zero Page, X	FC — NOP
AF — NOP	D6 — DEC — Zero Page, X	FD — SBC — Absolute, X
B0 — BCS	D7 — NOP	FE — INC — Absolute, X
B1 — LDA — (Indirect), Y	D8 — CLD	FF — NOP
B2 — NOP	D9 — CMP — Absolute, Y	
B3 — NOP	DA — NOP	