SFWR ENG 4AA4

Kemal Ahmed Fall 2015 Dr. Down

Note: information from the pre-requisite, <u>SFWR ENG 3DX4</u> will not be included in this summary (although corrections will be).

Contents

eal-Time Systems	
Classifications	
ask optimization	
ypes of Scheduling	
Static	
FIFO	2
Dynamic	3
Multiprocessor	3
ask Interactions	3
poradic Server	Z
ocks	5
D Control	(
Designing a PID Controller	6
tter	7

Real-Time Systems

Classifications

What happens upon failure to meet deadlines:

- **Soft**: performance is degraded but not destroyed
- Firm: a few times will simply degrade performance, but after may lead to system failure
- Hard: complete and catastrophic system failure
 - Safety Critical: may cause injury / death (a type of hard)

Forward difference method: derivatives using $f'(x) = \frac{f(x+h) - f(x)}{h}$

Backwards Difference method: derivatives using $f'(x) = \frac{f(x) - f(x-h)}{h}$

Controller [C(s)]:

Input [E(s)]:

Output [U(s)]:

$$U(s) = C(s)E(s)$$

Task optimization

Task [T]: $T_i = (p_i, r_i, e_i, d_i)$

Period [p]: time between tasks are repeatedly released

Release time [r]: time it takes to release task

Execution time [e]: slowest time task could take to be completed (but assume the tasks will take this

long no matter what)

Deadline [d]: when task needs to be completed

Number of tasks [n]:

Processor Utilization [U]: used as a priority level $U = \sum_{i=1}^{n} \frac{e_i}{p_i}$

If U > 1, nothing is feasible

If $r_i = 0$ and $p_i = d_i$, then write $T_i = (p_i, e_i)$

Types of Scheduling

Static

Static Scheduling:

- task's priority is assigned before execution and does not change
- If a task misses its deadline, you mess up all the deadlines after it like an airport at Christmas

FIFO

First In First Out (FIFO):

• Could cause problems for tasks whose execution time is significantly shorter than the rest when there are deadlines

$$\circ$$
 E.g. $T_1 = (100, 3); T_2 = (2, 1)$

• A.K.A. First Come, First Served (FCFS)

Schedule: the order in which tasks will be executed

Hyperperiod [H]: the entire length of a cycle, least common multiple

Harmonic: every task period evenly divides every longer period

Frame Size [f]:

- The best way for computers to segment the schedule in a way that it verify that the appropriate tasks have been executed
- Process: try each see which is the largest frame size the follows the below constraints from 1 to e_{max}.

- Constraints:
 - $1. \quad f \ge \max_{1 \le i \le n} (e_i)$
 - 2. H% f = 0
 - 3. $2f gcd(p_i, f) \le d_i$

Least Compute Time (LCT): tasks with smallest execution times executed first

- Think greedy
- Works poorly; worse than RR

Rate Monotonic (RM): shorter period, higher priority

- Think: tasks requiring frequent attention should have higher priority
- If harmonic, feasible as long as $U \le 1$
- If non-harmonic, guaranteed feasible if $U \le n \left(2^{\frac{1}{n}} 1 \right)$
 - o If the equation fails, it still might be, so draw the whole thing to be safe.

Dynamic

Pre-empting: splitting a task up into multiple mini tasks. Also, if a task misses its deadline, halt the task at the deadline

The only two optimal dynamic priorities are:

- Earliest Deadline First (EDF):
 - o more flexible, better U
 - o If deadlines < periods, still optimal, but determining feasibility is NP-hard
 - Always feasible if U ≤ 1
- Least Slack Theorem (LST): not as popular as EDF

Multiprocessor

Once you have multiple processors, neither EDF nor RM are guaranteed to work.

Look into first-fit algorithms

Task Interactions

Suspended: active choice, of access prevention until algorithm allows it to

Blocked: as a result of waiting for a resource to be free

How to do the timing diagrams with locks:

- $S_1 = lock(S_1)$
- $S_1^{\wedge} = \text{unlock}(S_1)$

One-shot Tasks: non-periodic tasks

Critical Section: when a task tries to acquire an already locked by another task resource

Priority Inversion: a method of avoiding deadlock by telling high priority tasks to share their resources with the lower priority tasks even when it's not their turn

- Allocate time, where T₁ has access to shared resource, so the time not allocated can be preempted
- Connect the pre-empted by T₁ when T₁ wants to access the resource
- Protect the resource with a semaphore
- You can make it so that tasks can use the resource even after they release the semaphore, but you risk overwriting in that time

Priority Inheritance Protocol (PIP):

- Temporarily raise the priority of a task only if and when it actually blocks a higher priority task; on leaving the critical section, the task priority reverts to its original value
- Issues:
 - o If only one shared resource, there's only one possible schedule
 - If more than one resource blocking:
 - Blocking time may be excessively long
 - Deadlock may occur
 - o If accessing multiple resources, you can only use them in the same order

Priority Ceiling Protocol (PCP):

- Which tasks require which resources?
- Doesn't give a shit about when they were released.
- Priority Ceiling (PC): maximum priority that tasks will be given
 - For a current task, the PC doesn't matter
- "The state of the art when resolving resource-contention issues"
- "Deadlock free for an arbitrary number of tasks with an arbitrary number of resources acted upon in an arbitrary way."
- Main points:
 - No locked resources, so free access
 - If resource is locked by other tasks, S₂ needs to have priority of T₂ higher than the PC (S₂). S₁ is (suspended)
 - Priority higher than PC(S₂)
 - o If any task needs priority higher than the priority ceiling, it's suspended
- When entering critical sections, check if any other tasks have resources

Sporadic Server

Execution Budget [e_s]: periodic tasks aren't flexible...

Execution time [e_i]: ...sporadic tasks are

Deadline [d_i]: absolute deadline

Release Time [r_i]:

Set of Sporadic Tasks $[\theta]$:

Sporadic Task [S_i]:

- Non-periodic task
- (r_i, e_i, d_i)
- Typically interrupt-driven

Rules [p]: set of rules regulating a sporadic server

Sporadic Server $[\Phi_s]$: (p_s, e_s, θ, ρ)

Periodic Task: (p_s, e_s) a type of sporadic server

Assume:

• Φ_s scheduled with T_i according to RM

We don't use K_d because it looks at the derivative regardless of the size of the error function. If your error is a sine function with a small amplitude, K_d will only take the derivative into account and it will overcompensate.

Open loop response: plant with no control

Ziegler-Nichols Tuning Rule: a PID tuning rule

Look at the open loop response. It could have a longer rise time / overshoot than preferred.

1. Tangent to curve on upslope

High sample rate → lots of high frequency noise

Effective Utilization [δ]:

 $U = U_{periodic} + \delta U_{sporadic}$

Clocks

Computer Clock [C]:

Attributes:

- Correctness
- Bounded Drift
- Monotonicity
- Chronoscopicity

Drift [p]: rate of change of the clock value away from a perfect clock (each second) There's usually a reason why a clock drifts

$$\left| \frac{\mathrm{d}C(t)}{\mathrm{d}t} - 1 \right| \le \rho$$

(EPS):

Monotonicity: Clock will always have a consistent spacing and will only move in one order (forward / backwards)

SSL certs will fail signature if your clock is wrong as to ensure this

Chronoscopicity [γ]: changing drift

second derivative of stuff
$$\left| \frac{\mathrm{d}^2 C(t)}{\mathrm{d}t^2} \right| \leq \gamma$$

Error bound [ε]:

Acceptance Test:
$$\omega(S_k,t) = \left\lfloor \frac{d_k - t}{p_s} \right\rfloor e_s - e_k - \sum_{S_i \in \theta: d_i < d_k} e_i - \xi_i$$

PID Control

Plant [G(s)]: a transfer function, e.g.
$$\frac{1}{s^2 + 10s + 20}$$

Remember this from 3DX4? Most of the stuff is still there, so refer to that. Each of the K's represent a different error or gain

4 types of controllers [P(s)]:

• Proportional Controller (P),(PC):
$$\frac{K_p}{s^2 + 10s + (20 + K_p)}$$

• Proportional Integral (PI):
$$\frac{K_p s + K_i}{s^3 + 10s^2 + \left(20 + K_p s + K_i\right)}$$

• Proportional Derivative (PD):
$$\frac{K_d s + K_p}{s^2 + \left(10 + K_d\right) s + \left(20 + K_p\right)}$$

• Proportional Integral Derivative (PID):
$$\frac{K_d s^2 + K_p s + K_i}{s^3 + \left(10 + K_d\right) s^2 + \left(20 + K_p\right) s + K_i}$$

$$u(t) = K_p e(t) + K_d \dot{e}(t) + K_i \int_0^t e(v) dv$$

Designing a PID Controller

- 1. Obtain an open-loop response and determine what needs to be improved
- 2. Add K_p to improve the rise time
- 3. Add K_d to improve the overshoot
- 4. Add K_i to eliminate the steady-state error
- 5. Adjust each of K_p, K_d, and K_i until you obtain a desired overall response. You can always refer to the table below to find out which controller controls what characteristics.

RESPONSE	RISE TIME	OVERSHOOT	SETTLING TIME	S-S ERROR
K _p	Decrease	Increase	Small Change	Decrease
K _d	Small Change	Decrease	Decrease	No Change
K _i	Decrease	Increase	Increase	Eliminate

Ziegler-Nichols Tuning Rule: for a plant with neither integrators nor dominant complex-conjugate pairs

Noise frequency $[\omega_n]$: Noise amplitude $[a_n]$:

Jitter

Jitter: a delay