


Problem 5

5. I want to eat a cookie...
- a. I did it.




5b. Half adder summing circuit

i) Truth Table

Input		Output	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

ii) Half adder carry circuit



i)

A	B	SUM
0	0	0
0	1	1
1	0	1
1	1	0

ii)

A	B	SUM
0	0	0
0	1	1
1	0	1
1	1	0

like XOR

i)

A	B	CARRY
0	0	0
0	1	0
1	0	0
1	1	1

ii)

A	B	CARRY
0	0	0
0	1	0
1	0	0
1	1	1

like AND


Full adder sum

d)


Input			Output
A	B	Cin	Sum
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

A	BCin			
	00	01	11	10
0	0	1	0	1
1	1	0	1	0



$$S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$



c.




d.



e.

Problem 6




6.

a.


The voltage pulses were chosen based off of:

A											
B											
AB	00	00	10	10	11	11	01	01	00	00	00


- b. Below is the simulation graph for my NAND gate, the Green is input A starting at 2ms and ending at 7ms.



- c. Below is the simulation graph for my NAND gate; the Green is input B starting at 4ms and ending at 9ms.



Below is the simulation graph for my NAND gate; the Blue is input A and the Green is input B.



A												
B												
AB	00	00	10	10	11	11	01	01	00	00	00	

In the simulation graph for my NAND gate, the output V_{out} is 5V from 0ms to approx. 4.5ms, 5V from approx. 6.5ms to 15ms and 0V from approx. 4.5ms to 6.5ms.

This is the expected output of a NAND gate because 4ms and 6ms correspond to when $AB = 11$.

