



1. HW2

- I did it
- Digikey sells 7,072,345 parts
- 6999 FET arrays
- I read it and understand



2.




-
3. See paper

Cellen
lam
EE 307-06
HW2

3. a) $O_{ut} = A \cdot \bar{B} + C$
 $= \overline{\overline{(A \cdot \bar{B}) + C}}$
 $O_{ut} = \overline{(\bar{A} + B) \cdot \bar{C}}$

nand



b) $D_X = \overline{\overline{(E + F) \cdot G}}$


$= \overline{(E + F) + \bar{G}}$
 $=$

$\overline{\overline{(A + B) \cdot C}}$

$\overline{(A + B) + C}$

↓ demorgan


$\overline{(\bar{A} \cdot \bar{B}) + C}$




4. a)

NAND

A	B	V _{out}
0	0	1
0	1	1
1	0	1
1	1	0




$$\frac{\overline{A+B}}{\overline{A+B}} = \overline{A \cdot B}$$




b)

OR

A	B	V _{out}
0	0	0
0	1	1
1	0	1
1	1	1




$$\frac{A+B}{\overline{A+B}} = \overline{A \cdot B}$$





d)

XOR

A	B	V _{out}
0	0	0
0	1	1
1	0	1
1	1	0




$$\frac{(A \cdot \overline{B}) + (\overline{A} \cdot B)}{(A \cdot \overline{B}) + (\overline{A} \cdot B)} = \overline{(A \cdot B) + (\overline{A} \cdot \overline{B})}$$




XOR pull down

4. See page 3




a.



b.

Inputs		Output Pull up network		Pull down network
A	B	Output		
0	0	0	OFF	ON
0	1	1	ON	OFF
1	0	1	ON	OFF
1	1	1	ON	OFF




5b. Half adder summing circuit

i) Truth Table

Input		Output	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

ii) Half adder carry circuit



i)

A	B	sum
0	0	0
0	1	1
1	0	1
1	1	0

ii)

A \ B	0	1
0	0	1
1	1	0

Like XOR

i)

A	B	Carry
0	0	0
0	1	0
1	0	0
1	1	1

ii)

A \ B	0	1
0	0	0
1	0	1

Like AND


Full adder sum

d) Truth Table

Input			Output
A	B	Cin	Sum
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

A \ B Cin	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$



Colleen Lau EE307
hw 2
#5


5.e) Fuller adder carry circuit

Input			Output	
A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

ii Carry Kmap


A \ BCin	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$\text{Carry} = AB + AC_{in} + BC_{in}$$



Problem 5

5. I want to eat a cookie...
- a. I did it.




5b. Half adder summing circuit

i) Truth Table

Input		Output	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

ii) Half adder carry circuit



i)

A	B	Sum
0	0	0
0	1	1
1	0	1
1	1	0

ii)

A	B	Sum
0	0	0
0	1	1
1	0	1
1	1	0

like XOR

i)

A	B	Carry
0	0	0
0	1	0
1	0	0
1	1	1

ii)

A	B	Carry
0	0	0
0	1	0
1	0	0
1	1	1

like AND


Full adder sum

d)


Input			Output
A	B	Cin	Sum
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

A	BCin			
	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$





c.




d.





e.

Problem 6




6.

a.


The voltage pulses were chosen based off of:

A											
B											
AB	00	00	10	10	11	11	01	01	00	00	00


- b. Below is the simulation graph for my NAND gate, the Green is input A starting at 2ms and ending at 7ms.



- c. Below is the simulation graph for my NAND gate; the Green is input B starting at 4ms and ending at 9ms.



Below is the simulation graph for my NAND gate; the Blue is input A and the Green is input B.



A												
B												
AB	00	00	10	10	11	11	01	01	00	00	00	

In the simulation graph for my NAND gate, the output Vout is 5V from 0ms to approx. 4.5ms, 5V from approx. 6.5ms to 15ms and 0V from approx. 4.5ms to 6.5ms.

This is the expected output of a NAND gate because 4ms and 6ms correspond to when AB = 11.

