


Problem 5


- 5. I want to eat a cookie...
 - a. I did it.






i.





Problem 6




a.


The voltage pulses were chosen based off of:


A											
В											
AB	00	00	10	10	11	11	01	01	00	00	00

b. Below is the simulation graph for my NAND gate, the Green is input A starting at 2ms and ending at 7ms.



c. Below is the simulation graph for my NAND gate; the Green is input B starting at 4ms and ending at 9ms.





Below is the simulation graph for my NAND gate; the Blue is input A and the Green is input B.

In the simulation graph for my NAND gate, the outupt Vout is 5V from 0ms to approx. 4.5ms, 5V from approx. 6.5ms to 15ms and 0V from approx. 4.5ms to 6.5ms.

This is the expected output of a NAND gate because 4ms and 6ms correspond to when AB = 11.

В

AB

00

00

10

