

# GPS RADIONOVA® RF Antenna Module

Part No. M10382

Product Specification

## Applications

- Personal Navigation Devices (PNDs)
- Portable Media Players (PMPs)
- Personal Digital Assistants (PDAs)
- Feature phones / Smart phones
- Tablet PCs / eReaders
- Asset Tracking / Personal Safety

## Features


- Low cost single package GPS RF antenna module
- u-blox 6 GPS Position Engine
- Low 3.9mm height for thin devices
- Low current consumption
- Easy to use 'drop-in solution'
- Novel external matching ensure easy tuning for each platform
- Anti-jamming technology

## Product Description

Antenova's GPS RADIONOVA® M10382 is a single package solution that combines a full GPS engine and antenna on a small SMD module. The M10382 is a highly integrated GPS RF Antenna Module suitable for L1-band GPS and A-GPS systems. The device combines the high performance u-blox 6 GPS position engine with Antenova's high efficiency antenna technology in a small SMD module. M10382 also benefits from novel external matching that ensures easy tuning for each platform.

All front-end and receiver components are contained in a single package laminate base module, providing a complete GPS receiver for optimum performance. The M10382 operates on 1.8V or 3.3V positive supply with low power consumption and several low power modes for further power savings. An accurate 0.5ppm TCXO and very low noise LNA ensures high sensitivity and short TTFF. The M10382 is supported by u-blox stand alone software and is compatible with UART, SPI, DDC, I<sup>2</sup>C and USB host processor interfaces.

## Functional Block Diagram



## Package Style

24.2 x 9.9mm RF Antenna Module

Top View



Component side view (w/o shielding can)



Bottom View



Integrated Antenna and RF Solutions

## Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
VCC	Main Supply Voltage	-0.5	3.6	V
V_BCKP	Battery backup voltage	-0.5	3.6	V
VIO	Supply voltage I/O ring	-0.5	3.6	V
VDD_USB	Supply voltage USB	-0.5	3.6	V
V_TH	Input Voltage Reset Threshold level	-0.5	3.6	V
VI <sub>DIG</sub>	Input Voltage on any digital I/O pin with respect to ground	-0.5	3.6	V
LNA_IN	RF Input Power at ANT_IN		-25	dBm
T <sub>STG</sub>	Storage Temperature	-40	+125	°C
I <sub>PIN</sub>	DC Current through any digital I/O pin (except supplies)		10	mA
P <sub>TOT</sub>	Total Power Dissipation		500	mW
ESD	Electrostatic Discharge Immunity (HBM)	-2.0	+2.0	kV

\* Exposure to absolute ratings may adversely affect reliability and may cause permanent damage.

## Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit
T <sub>a</sub>	Ambient Temperature	-40	+25	+85	°C
VCC (1V8)	1V8 Supply Voltage Mode	1.75	1.8	1.89	V
VCC (3V3)	3V3 Supply Voltage Mode	2.5	3.3	3.6	V
VCC (USB)	USB Supply Voltage Mode	2.5	3.3	3.6	V
V-BCKP	Battery backup voltage	1.4		3.6	V
VIO	Supply voltage I/O ring	1.65	3.3	3.6	V
VDD_USB	Supply voltage USB	3.0	3.3	3.6	V

## DC Electrical Characteristics

Conditions: T<sub>a</sub> = 25 °C

Symbol	Parameter	Min	Typ	Max	Unit
ICC <sub>ACQ</sub>	Total Supply Current - Acquisition Mode		52 <sup>†</sup>		mA
ICC <sub>TRK</sub>	Tracking - Max Performance Mode		45 <sup>†</sup>		mA
	Tracking - Eco Mode		42 <sup>†</sup>		mA
	Tracking - Power Save Mode		22 <sup>††</sup>		mA
I <sub>BCKP</sub>	Battery backup current		25		µA

<sup>†</sup> Current consumption is very dynamic and can peak at 100mA. The value given is the average over 1 minute.

<sup>††</sup> At 1fix/s

Integrated Antenna and RF Solutions

## RF Specifications

Conditions: VCC = 1.8V, TA = 25 °C

Symbol	Parameter	Typ	Unit
G <sub>LNA</sub>	LNA Gain	20	dB
NF <sub>LNA</sub>	LNA Noise Figure	0.7	dB
P <sub>1dB</sub>	In band 1dB Compression Point	-15.5	dBm
ANT <sub>RL</sub>	Antenna Return Loss	>10	dB
ANT <sub>BW</sub>	Antenna Bandwidth at 10dB return loss	20	MHz
ANT <sub>EFF</sub>	Antenna Total Efficiency	>40%	%
ANT <sub>EFF_RHCP</sub>	Antenna RHCP Efficiency	>30%	%

## Band Rejection\*

Frequency	Standard	Typ*	Unit
698-798	LTE700	50	dB
824-849	Cellular CDMA	55	dB
869-894	GSM850	55	dB
880-915	GSM900	60	dB
1710-1785	GSM1800/DCS	33	dB
1850-1910	GSM1900/PCS	30	dB
1920-1980	WCDMA	30	dB
2400-2492	WLAN, BT and WiMAX	30	dB
2500-2690	LTE2600	30	dB

\*Rejection before LNA. Does not include antenna rejection.

## Digital I/O

Symbol	Paramater	Condition	Min	Typ	Max	Unit
I <sub>leak</sub>	Leakage current input pins			<1		nA
V <sub>IL</sub>	Low Level Input Voltage		0		0.2*VIO	V
V <sub>IH</sub>	High Level Input Voltage		0.7*VIO		VIO	V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> =4mA			0.4	V
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> =4mA	VIO - 0.4V		-	V
R <sub>PU_IIC</sub>	Pull-up resistor for PIO0...3			13		kΩ
R <sub>PU</sub>	Pull-up resistor			115		kΩ
R <sub>PD</sub>	Pull-down resistor			87		kΩ

Integrated Antenna and RF Solutions

## USB Interface

Symbol	Paramater	Condition	Min	Typ	Max	Unit
$I_{leak}$	Leakage current input pins			<1		nA
$V_{IL}$	Low Level Input Voltage	$VDD\_USB \geq 3.0V$	0		0.8	V
$V_{IH}$	High Level Input Voltage	$VDD\_USB \geq 3.0V$	2.0		$VDD\_USB$	V
$V_{OL}$	Low Level Output Voltage	$RL = 14.25\text{ k}\Omega$ to $VDD\_USB$ , $VDD\_USB \geq 3.0V$ , $22\text{ }\Omega$ external series resister			0.3	V
$V_{OH}$	High Level Output Voltage	$RL = 14.25\text{ k}\Omega$ to $VDD\_USB$ , $VDD\_USB \geq 3.0V$ , $22\text{ }\Omega$ external series resister	2.8			V
$R_{PUI}$	Pull-up resistor, Idle State		900	1200	1575	$\Omega$
$R_{PUO}$	Pull-up resistor, Operational State		1425	1925	3090	$\Omega$

## Mechanical Specifications

Parameter	Typ	Unit
Module exterior dimensions (L x W x H)	24.2 (+/-0.1) x 9.9 (+0.3 / -0.0) x 3.8 (+0.2 / - 0.0)	mm
Module support and connection	Surface mounted, 36 pin	-
Module mass	1.1	g

## System Specifications

Communication	Specification
Data Output Protocol	NMEA 0183 (2.3, compatible to 3.0) and/or UBX (u-blox Binary)
Host Interfaces	UART (4.8 kb/s to 115 kb/s)
	USB 2.0 FS (12Mb/s)
	SPI (selectable as master or slave)
	DDC (I2C compatible)
Default data rate on UART	9.6kb/s
Serial port settings	8 Data bits, No Parity, 1 Stop bit

Integrated Antenna and RF Solutions

Accuracy of Time Pulse signal	
RMS	30 ns
99%	<60 ns
Time Pulse	Configurable f = 0.25 Hz ... 1 kHz (TP = 1/f = 4 s ... 1ms)
<b>GPS Engine</b>	
Chip	u-blox 6 UBX-G6010-ST
Firmware Version	FW v7.03 or higher
TCXO	26MHz, 0.5ppm
Channels	Up to 50 Channels
<b>Accuracy</b>	
Horizontal Position Accuracy <sup>1</sup>	2.5m CEP
Maximum Position Update Rate	5 Hz
Velocity Accuracy <sup>2</sup>	0.1m/s
Heading Accuracy <sup>2</sup>	0.5°
<b>Sensitivity</b>	
Autonomous Acquisition	-146dBm
Tracking	-159Bm
<b>TTFF</b>	
Hot Start	1s
Warm Start	6s (typical)
Cold Start <sup>3</sup>	32s at 50% probability
	37s at 90% probability
<b>General</b>	
Maximum Altitude <sup>4</sup>	50000m
Maximum Speed	514 m/s
Active Jammer Remover	Removes in-band jammers up to 80 dB-Hz Tracks up to 8 CW jammers
A-GPS Support	AssistNOW Online AssistNOW Offline AssistNOW Autonomous OMA and SUPL Compliant
Additional Features	SBAS, WAAS, EGNOS, MSAS, GAGAN Support

<sup>1</sup> 50% CEP, Open-Sky, 24hr Static, good view of the sky

<sup>2</sup> 50% at 30m/s

<sup>3</sup> With good view of the sky

<sup>4</sup> Assuming airborne <4g platform

## Quality and Environmental Specifications

Test	Standard	Parameters
PCB Inspection	IPC-6012B, Class 2. Qualification and Performance Specification for Rigid Printed Boards - Jan 2007	
Assembly Inspection	IPC-A-610-D, Class 2 "Acceptability of electronic assemblies"	
Temperature Range	ETSI EN 300 019-2-7 specification T 7.3	-30 °C, +25 °C, +85 °C, operating
Damp Heat	ETSI EN 300 019-2-7 specification T 7.3	+70 °C, 80% RH, 96 hrs, non-operating
Thermal Shock	ETSI EN 300 019-2-7 specification T 7.3 E	-40 °C ... +85 °C, 200 cycles
Storage	ETSI EN 300 019-2-1 Class 1.1	-5 °C to +55 °C, 95% RH max, 96 hrs, non-operating, unpackaged
	ETSI EN 300 019-2-1 Class 1.2	-25 °C to +70 °C, 93% RH max, 96 hrs, non-operating, packed
Vibration	ISO16750-3	Random vibration, 10~1000Hz, 27.8m/s <sup>2</sup> , 8hrs/axis, X, Y, Z 8hrs for each 3 axis non-operating
Shock	ISO16750-3	Half-sinusoidal 50g, 6ms, 10time/face, ±X, ±Y and ±Z non-operating
Free Fall	ISO16750-3	1m height, 2 drops on opposite side
ESD Sensitivity	JEDEC, JESD22-A114 ESD Sensitivity Testing Human Body Model (HBM). Class 2	+2000V - Human hand assembly
	JEDEC, JESD22-A115 ESD Sensitivity Testing Machine Model (MM), Class B	+200V - Machine automatic final assembly
Shear	IEC 60068-2-21, Test Ue3: Shear	Force of 5N applied to the side of the PCB
Moisture/Reflow Sensitivity	JEDEC, J-STD-020D	MSL3/260 °C
Solderability	EN/IEC 60068-2-58 Test Td	More than 90% of the electrode should be covered by solder. Solder temperature 245 °C ± 5 °C

## Pin out Description

Table 1 shows the designation and function of each pin on the M10382 module. Please note that several pins have multiple functions.

Pin	Designator	Corresponding u-blox full name and description	Power Domain	I/O Reset	I/O Power Off
1	ANT_IN	RF from external matching circuit back into module		Input	Input
2	GND				
3	ANT_OUT	RF from on-board antenna to external matching		Output	Output
4	GND				
5	VIO	DC supply to digital I/O. Sets the voltage used by the I/O. VIO must be supplied in order for the system to boot.	VIO	Input	Input
6	USB_DP	I/O Differential USB D+	VDD_USB		
7	USB_DM	I/O Differential USB D-	VDD_USB		
8	SO	MISO/PIO20/CFG_COM1: • I/O SPI MISO • CFG_COM1 (see Table 4) • PIO20	VIO	Input Pull-up	Input Pull-up
9	CFG_GPS0/SCK	SPI Clock signal • I/O SPI Clock • CFG_GPS0 to toggle Max performance/ECO mode (see Table 3) • PIO21	VIO	Input Pull-up	Input Pull-up
10	SPI SELECT	PIO6/SS_N/SCSO_N • I/O SPI Chip/Slave Select • PIO6	VIO	Input Pull-up	Input Pull-up
11	TX	PIO5/TXD1 • Output UART1 TxD • PIO6	VIO	Input Pull-up	Input Pull-up
12	V_TH	Reset Threshold Analog	VDD_B		
13	RX	PIO4/RXD1 • Input UART 1 RxD • PIO4 • Wake-up	VIO	Input Pull-up	Input Pull-up
14	GND				
15	V_BCKP	Supplies RTC and back-up RAM	VDD_B		
16	SI	MISI/PIO19/CFG_COM0: • I/O SPI MISI • CFG_COM0 (see Table 4) • PIO119	VIO	Input Pull-up	Input Pull-up

17	GND				
18	SDA	PIO2/SDA2 <ul style="list-style-type: none"> <li>I/O DDC for peripherals Serial Data</li> <li>PIO2</li> </ul>	VIO	Input Pull-up	Input Pull-up
19	SCL	PIO3/SCL2 <ul style="list-style-type: none"> <li>I/O DDC for peripherals Serial Clock</li> <li>PIO3</li> </ul>	VIO	Input Pull-up	Input Pull-up
20	SAFEBOOT_N/TDI	<ul style="list-style-type: none"> <li>Input JTAG Test</li> <li>Data In Safe Boot Mode (see Table 1)</li> </ul>	VIO	Input Pull-up	Input Pull-up
21	GND				
22	TCK	Input JTAG Test Clock	VIO	Input Pull-up	Input Pull-up
23	TIMEPULSE/TDO	<ul style="list-style-type: none"> <li>Input JTAG Test Data Out</li> <li>Time Pulse</li> </ul>	VIO	Output low	Input Pull-up
24	GND				
25	VDD_RF	Voltage supply to RF unit			
26	GND				
27	VCC	Main DC supply			
28	GND				
29	EXT_INTERRUPT	PIO7/EXTINT0 <ul style="list-style-type: none"> <li>Input External Interrupt</li> <li>Time Mark 0</li> <li>PIO7</li> </ul>	VIO	Input Pull-up	Input Pull-up
30	V_EN	DCDC_EN <ul style="list-style-type: none"> <li>Enables external DC-DC converter</li> </ul>	VIO	Output Pull-up	Input Pull-down
31	CFG	CFG_PIN/TMS <ul style="list-style-type: none"> <li>CFG_PIN (see Table 2)</li> <li>JTAG Test mode select</li> </ul>	VIO	Input Pull-up	Input Pull-up
32	VDD_USB	USB I/O interface power supply. Connect to ground if USB is not used.	VDD_USB		
33	GND				
34	GND				
35	GND				
36	GND				

## Configuration Pins

Some PIO pins are read at system start and can be used to submit some start-up configuration into the boot process. In the following tables, all default settings (pin left open) are **bolded**.

### SAFEBOOT Configuration

If it is pulled to low level, the system will start up in safe mode using as few configuration settings as possible and establishing only the minimum functionality required for establishing communication with the host. No GPS operation is started. This mode is primarily used for production testing.

The state of SAFEBOOT\_N at system start is preserved in bit BOOTMODE0 of the special function register (SF).

Pin	Designator	Value	GPS Mode
20	SAFEBOOT_N	1	Normal boot
		0	Safe Mode, minimal ROM boot, Ignore Backup RAM & FLASH

Table 1: SAFEBOOT\_N options

### CFG\_PIN

The CFG\_PIN decides whether external parallel FLASH memory is accessed at all. If the CFG\_PIN is left open (i.e. = 1) at power up the receiver reads the configuration from the configuration pins.

The detection of serial FLASH and SPI and serial EEPROM on DDC interfaces is not affected by CFG\_PIN. In default, only pin configurations will be read.

The state of CFG\_PIN at system start is preserved in bit BOOTMODE1 of the special function register (SF).

Pin	Designator	Value	GPS Mode
31	CFG_PIN	1	Use CFG pins
		0	Ignore CFG pins, required setting for parallel FLASH

Table 2: CFG\_PIN options

### GPS Operation Configuration

Pin	Designator	Value	GPS Mode
9	CFG_GPS0	1	Maximum Performance
		0	Eco Mode

Table 3: CFG\_GPS0 options

### Communication Interfaces


Designator	Designator	Protocol	Messages	UART Baud Rate	USB Power
CFG_COM1 (PIN8)	CFG_COM0 (PIN 16)				
1	1	NMEA	GSV, RMC, GSA, GGA, GLL, VTG, TXT	9600	BUS Powered
1	0	NMEA	GSV, RMC, GSA, GGA, GLL, VTG, TXT	38400	Self Powered
0	1	NMEA	GSV <sup>†</sup> , RMC, GSA, GGA, VTG, TXT	4800	BUS Powered
0	0	UBX	NAV-SOL, NAV-STATUS, NAV-SVINFO, NAV- CLOCK, INF, MON- EXCEPT, AID-ALPSERV	57600	BUS Powered
<sup>†</sup> Every 5th fix					

Table 4: Communication interfaces start-up settings

## Recommended Application Schematic for M10382-A1; 1.8V Power Supply, UART

Paramater	Condition
Voltage Supply	1.75V - 1.89V, 1.8V typical
Power Mode	Maximum performance <sup>†</sup>
Interface	UART, NMEA, 9600bps <sup>†</sup>

<sup>†</sup>At system boot. Can be changed using software commands.




## Bill of Material

Ref. Designator	Type	QTY.	Description/Comments
FB1, FB2	Ferrite	2	Murata BLM15HD102, 0402
C3, C4, C6, C10, C11	Capacitor	5	22pF, COG, 0402
C1, L1, L2	TBD	3	Value and type depend on antenna matching (see External Matching)

## Recommended Application Schematic for M10382-A1; 3.3V Power Supply, UART

Paramater	Condition
Voltage Supply	2.5V - 3.6V, 3.3V typical
Power Mode	Maximum performance <sup>†</sup>
Interface	UART, NMEA, 9600bps <sup>†</sup>

<sup>†</sup>At system boot. Can be changed using software commands.




## Bill of Material

Ref. Designator	Type	QTY.	Description/Comments
FB1, FB2	Ferrite	2	Murata BLM15HD102, 0402
C3, C4, C6, C10, C11	Capacitor	5	22pF, COG, 0402
C1, L1, L2	TBD	3	Value and type depend on antenna matching (see External Matching)

## Recommended Application Schematic for M10382-A1; USB Bus Powered

Paramater	Condition
Voltage Supply	5.0V from USB Bus
Power Mode	Maximum performance <sup>†</sup>
Interface	USB, NMEA, 9600bps <sup>†</sup>

<sup>†</sup>At system boot. Can be changed using software commands.



## Bill of Material

Ref. Designator	Type	QTY.	Description/Comments
U1	LDO, Regulates VBUS (4.4 ... 5.25V) down to 3.3V	1	Must be able to deliver the maximum current of about 100 mA. A DC/DC converter may be used as an alternative
U2	ESD Protection Diode	1	Use low capacitance ESD protection such as STMicroelectronics USBLC6-2
C1, C2	Capacitor	2	22pF, COG, 0402
C3, C4	Capacitor	2	Value depends on U1 specification
R10, R11	Resistor	2	22 Ω
J1	Connector		USB connector
C1, L1, L2	TBD	3	Value and type depends on antenna matching (see External Matching)

## External Matching


The M10382 module uses a matching circuit on the host PCB in order to fine-tune the on-board antenna to each specific application. This “external matching” allows compensating for the detuning of the antenna caused by various different components that can be close to the M10382 module in the actual application (plastic case, battery, speakers etc.).

The external matching must be placed on the host PCB between ANT\_OUT (PIN3) and ANT\_IN (PIN1). Although 2 components are typically more than enough to match the antenna to the  $50\Omega$  impedance required, a  $\Pi$ -network topology with 3 components is recommended for safe proving.


### Schematic

Both low-pass and hi-pass topologies for the matching network can be used with similar results. As the same footprint can be used for both topologies, the exact type and value of the components used can be determined during the optimization phase.

- The initial values can be simply chosen as the null-circuit (no impedance matching):
  - Hi-pass:
    - $C_{12} = 18\text{pF}$
    - $L_1, L_2 = \text{Not Fitted}$
  - Low-pass:
    - $L_1 = \text{Jumper (}0\Omega\text{ resistor)}$
    - $C_1, C_2 = \text{Not fitted}$



External matching circuit schematic  
Hi-pass configuration



External matching circuit schematic  
Low-pass configuration

### Type of Matching Components


- Capacitors:
  - Use 0402, COG components
- Inductors:
  - High-Q, wire wound inductors in 0402 size are recommended for maximum performance, e.g. Murata LQW15 series
  - Good quality multi-layer type inductors (e.g. Murata LQG15 series) can also be used as a lower cost alternative

### Layout

The layout of the external matching circuit should be done using the following guidelines:

- Minimize the length of the tracks connecting the ANT\_OUT and ANT\_IN pads to the matching
- Minimize the length of the tracks between the components
- Use a solid groundplane under the matching circuit area
- Absolutely avoid routing any track under the matching circuit area
- Connect the top ground layer with the ground layer underneath using several vias

Layout drawings (Gerber or other format) are available from Antenova. Please contact your local FAE.




Example of external matching circuit layout

### Matching Procedure

The types and values of the matching components must be chosen so that the impedance seen by port ANT\_IN (PIN1) is as close as possible to  $50\Omega$ . Although it is a relatively simple operation, it requires some RF skills and a VNA (Vector Network Analyzer). **Please contact an Antenova FAE to get support on defining the optimal matching for your specific device.**

## Typical RF Antenna Module Placement

Note: Module placement locations and orientations are critical for achieving optimal system performance. It is strongly recommended to contact Antenova for design recommendations.



**Front View**



**Back View**



**Side View**



## Optimal Placement



This section provides information about the efficiency and gain patterns of the antenna on the M10382 GPS module in optimal positions on four typical user device size PCBs;

- PND/PMP device PCB - 100 x 60mm
- Small device (e.g. tracker) PCB - 30 x 40mm
- Handset size device PCB - 40 x100mm
- 10" Tablet size PCB - 250 x180mm

Please note that in all positions the sky is up as indicated on the PCB images. The information is provided to help customers position the module in the optimal location for GPS applications. Efficiency and gain patterns for other positions on the PCBs are available from Antenova. Please email [info@antenova.com](mailto:info@antenova.com) for a full set of these results.



### PND/PMP device PCB - 100 x 60mm

100mm x 60mm Top Right (up)	
Peak Efficiency [%]	72
Average RHCP Gain [dB]	-4.3
Average LHCP Gain [dB]	-4.8
RHCP/LHCP	+0.5





Small device (e.g. tracker) PCB - 30 x 40mm

30mm x 40mm Left (up)	
Peak Efficiency [%]	39
Average RHCP Gain [dB]	-5.5
Average LHCP Gain [dB]	-10.2
RHCP/LHCP	+4.7



Handset size device PCB - 40 x100 mm



40mm x 100mm Top Right (down)	
Peak Efficiency [%]	69
Average RHCP Gain [dB]	-3.7
Average LHCP Gain [dB]	-5.9
RHCP/LHCP	+2.2



Integrated Antenna and RF Solutions


10" Tablet size PCB - 250 x 180mm

250mm x 180mm Top Right (up)	
Peak Efficiency [%]	81
Average RHCP Gain [dB]	-3.9
Average LHCP Gain [dB]	-4.3
RHCP/LHCP	+0.3




## Front-end Rejection

The figure below shows the rejection for the input SAW filter before the LNA, including the effect of pads, tracks, ESD protection and decoupling. The plot can be useful to calculate the isolation required from adjacent transmitters in order to avoid the saturation of the LNA.




Input SAW Rejection - Wideband




Input SAW Rejection - Narrowband

## Antenna Matching

Typical antenna matching as seen by ANT\_IN Port is shown in the following plot. The matching bandwidth at -10dB is typically 20MHz. Measured on M10382-U1 test board.



Typical antenna return loss before and after matching



Typical antenna impedance before and after matching

## Reflow Soldering

### Moisture Preconditioning

Before submitting the M10382 module to the reflow soldering process, it is mandatory to bake the module at **125 °C for 3 hours**. If the module is not baked, it could develop defects during the reflow soldering process; in particular, bubbles or other defects could appear on the metallised pattern of the antenna. (NB: The packaging tray has been designed to withstand the bake temperature of 125 °C.)

### Soldering Paste


Use of "No Clean" soldering paste is strongly recommended, as it does not require cleaning after the soldering process has taken place. An example of suitable soldering paste is Alpha OM350.

### Soldering

The maximum soldering temperature is 260°C. Exceeding the maximum soldering temperature could permanently damage the module.

The exact reflow soldering profile depends on the soldering paste used, the thickness and size of the host PCB and other factors. Therefore the recommended soldering profile shown below should be considered a starting point for choosing the optimal profile.

Setting Zone	Dwell Period
40°C to 220 °C	<4 min
130°C to 220 °C	<2 min. 30 sec.
170°C to 220 °C	<1 min. 30 sec.
Above 220°C	45 - 90 sec.
Peak temperature	< 250 °C
Joint cool down rate from 170 °C	> 3 °C – 8 °C Recommended to prevent surface cracking issues



Reflow soldering profile

### Multiple Soldering

The M10382 module can be submitted up to 3 reflow soldering processes.

Upside-down soldering is not generally recommended but possible in particular circumstance; the PCB assembly manufacture must qualify the process in that case.


### Hand Soldering

Hand-soldering and rework of the M10382 module are not recommended.


Integrated Antenna and RF Solutions

## Module Footprint

Note: All module pads are 1mm x 1mm. Pitch is 1.6mm unless otherwise stated. Overall module footprint size is 24.2mm x 9.9mm.



## Mechanical Drawing





Integrated Antenna and RF Solutions

## Hazardous material regulation conformance

The RF antenna module has been tested to confirm to RoHS requirements. A certificate of comformance is available from Antenova's website.

## Packaging

Quantity
50 pieces per tray



Dimensions in mm



[www.antenova.com](http://www.antenova.com)

#### Corporate Headquarters

##### Antenova Ltd.

Far Field House  
Albert Road  
Stow-cum-Quy  
Cambridge, CB25 9AR  
UK

Tel: +44 (0) 1223 810600  
Fax: +44 (0) 1223 810650  
Email: sales@antenova.com

#### USA Headquarters

##### Antenova USA

Rogers Business Park  
2541 Technology Drive, Suite 403  
Elgin, IL 60124  
USA

Tel: +1 (847) 551-9710  
Fax: +1 (847) 551-9719  
Email: sales@antenova.com

#### Asia Headquarters

##### Antenova Asia Ltd.

4F, No. 324, Sec. 1, Nei-Hu Road  
Nei-Hu District  
Taipei 11493  
Taiwan, ROC

Tel: +886 (0) 2 8797 8630  
Fax: +886 (0) 2 8797 6890  
Email: sales@antenova.com

**Copyright® 2011 Antenova Ltd.** All Rights Reserved. Antenova® and RADIONOVA® are trademarks of Antenova Ltd. Any other names and/or trademarks belong to their respective companies.

The materials provided herein are believed to be reliable and correct at the time of print. Antenova does not warrant the accuracy or completeness of the information, text, graphics or other items contained within these information. Antenova further assumes no responsibility for the use of this information, and all such information shall be entirely at the user's risk.



Certificate No: 4598

Integrated Antenna and RF Solutions