Chapter 6

Parallel Computer Architectures

Thoai Nam

High Performance Computing Lab (HPC Lab)
Faculty of Computer Science and Engineering
HCMC University of Technology



- □ Flynn's Taxonomy
- □ Classification of Parallel Computers Based on Architectures

Flynn's Taxonomy

- Based on notions of instruction and data streams
 - SISD (a Single Instruction stream, a Single Data stream)
 - SIMD (Single Instruction stream, Multiple Data streams)
 - MISD (Multiple Instruction streams, a Single Data stream)
 - MIMD (Multiple Instruction streams, Multiple Data stream)
- Popularity
 - MIMD > SIMD > MISD




□ SISD

Conventional sequential machines

IS: Instruction Stream DS: Data Stream

CU: Control Unit PU: Processing Unit

MU: Memory Unit






□ SIMD

- Vector computers, processor arrays
- Special purpose computations

PE: Processing Element LM: Local Memory




SIMD architecture with distributed memory




■ MISD

- Systolic arrays
- Special purpose computations










Systolic array

Systolic Array.




- An SIMD array is a synchronous array of PEs under the supervision of one control unit and all PEs receive the same instruction broadcast from the control unit but operate on different data sets from distinct data streams.
- SIMD array usually loads data into its local memories before starting the computation.
- Systolic arrays usually <u>pipe data from an outside host</u> and also pipe the results back to the host.



Systolic array for convolution

Systolic array.

Each cell operation.




$$\mathbf{a}_{\text{out}} = \mathbf{a}_{\text{in}}$$

 $\mathbf{b}_{\text{out}} = \mathbf{b}_{\text{in}} + \mathbf{a}_{\text{in}} * \mathbf{w}_{\text{i}}$




Systolic array for matrix multiplication





□ MIMD

General purpose parallel computers



MIMD architecture with shared memory



Classification based on Architecture

- Multiprocessors
- Multicomputers
- Pipelined Computers
- □ Dataflow Architectures
- □ Data Parallel Systems




- Consists of many fully programmable processors each capable of executing its own program
- □ Shared address space architecture
- Classified into 2 types
 - Uniform Memory Access (UMA) Multiprocessors
 - Non-Uniform Memory Access (NUMA) Multiprocessors



UMA Multiprocessor (1)

- Uses a central switching mechanism to reach a centralized shared memory
- □ All processors have equal access time to global memory
- □ Tightly coupled system
- □ Problem: cache consistency




P_i Processor i

Ci Cache i



UMA Multiprocessor (2)


Crossbar switching mechanism





UMA Multiprocessor (3)


□ Shared-bus switching mechanism





UMA Multiprocessor (4)


□ Packet-switched network





NUMA Multiprocessor

- Distributed shared memory combined by local memory of all processors
- Memory access time depends on whether it is local to the processor
- Caching shared (particularly nonlocal) data?



Distributed Memory



Current Types of Multiprocessors


- □ PVP (Parallel Vector Processor)
 - A small number of proprietary vector processors connected by a high-bandwidth crossbar switch
- □ SMP (Symmetric Multiprocessor)
 - A small number of COST microprocessors connected by a high-speed bus or crossbar switch
- □ DSM (Distributed Shared Memory)
 - Similar to SMP
 - The memory is physically distributed among nodes.



PVP (Parallel Vector Processor)

VP: Vector Processor

SM: Shared Memory






SMP (Symmetric Multi-Processor)

P/C : Microprocessor and Cache

SM: Shared Memory





DSM (Distributed Shared Memory)

MB: Memory Bus


P/C: Microprocessor & Cache

LM: Local Memory

DIR: Cache Directory

NIC: Network Interface

Circuitry






Multicomputers

- Consists of many processors with their own memory
- No shared memory
- □ Processors interact via message passing → loosely coupled system

P/C: Microprocessor & Cache

M: Memory





Current Types of Multicomputers

- MPP (Massively Parallel Processing)
 - Total number of processors > 1000
- □ Cluster
 - Each node in system has less than 16 processors
- □ Constellation
 - Each node in system has more than 16 processors




MPP (Massively Parallel Processing)

P/C: Microprocessor & Cache

NIC: Network Interface Circuitry

MB: Memory Bus

LM: Local Memory





MB: Memory Bus

P/C: Microprocessor &

Cache


M: Memory

LD: Local Disk

IOB: I/O Bus

NIC: Network Interface

Circuitry



Commodity Network (Ethernet, ATM, Myrinet, InfiniBand (VIA))



Constellations

P/C: Microprocessor & Cache

NIC: Network Interface Circuitry


IOC: I/O Controller

MB: Memory Bus

SM: Shared Memory

LD: Local Disk

>= 16



Custom or Commodity Network



Pipelined Computers (1)

- ☐ Instructions are divided into a number of steps (segments, stages)
- At the same time, several instructions can be loaded in the machine and be executed in different steps



Pipeline Computers (2)

- IF: instruction fetch
- ID: instruction decode and register fetch
- EX: execution and effective address calculation
- MEM: memory access
- WB: write back
 Instruction # 1 2 3 4 5 6 7 8 9

msuucuon #	1		3	4		O	/	Ŏ	9
Instruction i	IF	ID	EX	MEM	WB				
Instruction i+1		IF	ID	EX	MEM	WB			
Instruction i+2			IF	ID	EX	MEM	WB		
Instruction i+3				IF	ID	EX	MEM	WB	
Instruction i+4					IF	ID	EX	MEM	WB



Dataflow Architecture

□ Data-driven model

- A program is represented as a directed acyclic graph in which a node represents an instruction and an edge represents the data dependency relationship between the connected nodes
- Firing rule
 - » A node can be scheduled for execution if and only if its input data become valid for consumption
- □ Dataflow languages
 - Id, SISAL, Silage, LISP,...
 - Single assignment, applicative(functional) language
 - Explicit parallelism

Dataflow Graph

$$z = (a + b) * c$$

$$b$$

$$c$$

The dataflow representation of an arithmetic expression



Dataflow Computer

- Execution of instructions is driven by data availability
 - What is the difference between this and normal (control flow) computers?
- Advantages
 - Very high potential for parallelism
 - High throughput
 - Free from side-effect
- Disadvantages
 - Time lost waiting for unneeded arguments
 - High control overhead
 - Difficult in manipulating data structures



Dataflow Representation

```
input d,e,f c_0 = 0
```


for i from 1 to 4 do begin

ai := di / ei bi := ai * fi

ci := bi + ci-1

end

output a, b, c





Execution ona Control Flow Machine

Assume all the external inputs are available before entering do loop

+: 1 cycle, *: 2 cycles, /: 3 cycles,




Sequential execution on a uniprocessor in 24 cycles

How long will it take to execute this program on a dataflow computer with 4 processors?



Execution on a Dataflow Machine



Data-driven execution on a 4-processor dataflow computer in 9 cycles

Can we further reduce the execution time of this program?



Data Parallel Systems (1)

Programming model

- Operations performed in parallel on each element of data structure
- Logically single thread of control, performs sequential or parallel steps
- Conceptually, a processor associated with each data element



Data Parallel Systems (2)

□ SIMD Architectural model

- Array of many simple, cheap processors with little memory each
 - » Processors don't sequence through instructions
- Attached to a control processor that issues instructions
- Specialized and general communication, cheap global synchronization




- Instruction set includes operations on vectors as well as scalars
- 2 types of vector computers
 - Processor arrays
 - Pipelined vector processors



Processor Array

A sequential computer connected with a set of identical processing elements simultaneouls doing the same operation on different data.





Pipeline Vector Processor

- Stream vector from memory to the CPU
- Use pipelined arithmetic units to manipulate data

□ Eg: Cray-1, Cyber-205

