

Theory of Operation: For this assignment, we were tasked with creating a simple single cycle processor capable of the following instructions:

Opcode	Instruction	Comments
000	LDA	Load accumulator from memory
001	STA	Store accumulator in memory
010	ADD	Add value in memory to accumulator
011	SUB	Subtract value in memory from accumulator
100	JMP	Unconditional direct jump
101	JEZ	Direct jump when accumulator is zero
110	LDI	Load accumulator immediately, sign extend
111	HLT	Halt execution until reset

Design: The design was modeled after the example given in class. The schematic is shown below and the modules are described below it:




Figure 1: Schematic for Single Cycle CPU

ALU: Adds or subtracts the two inputs based on the select line.

Accumulator: Stores value on the positive edge of the clock when the *load* line is high.

Controller: Uses opcode to determine the values of the following lines: *rd_mem*, *wr_mem*, *ac_src*, *ld_ac*, *ld_imm*, *pc_src*, *alu_add*, *alu_sub*, and *halt*.

Data Memory: Stores an array of 16-bit data which is initially zero'd out.

Data Path: Takes the instruction as an input and passes the opcode and address as outputs.

Incrementer: Adds one to the current input.


Instruction Memory: Holds the instructions to be executed by the processor.

2-to-1 16-bit Mux: Multiplexer which passes through input value specified by the select line.

Program Counter: Loads value from input and outputs that value. This controls which instruction in memory will be executed.

Tristate Passthrough: Passes through the 16-bit input value if the select line is low. If the select line is high, the output will be high impedance.

```
LDI A // load the value A immediately into the accumulator
STA 0 // store the value of the accumulator into memory address 0
LDI 4 // load the value 4 immediately into the accumulator
STA 1 // store the value of the accumulator into memory address 1
LDI 1 // load the value 1 immediately into the accumulator
STA 2 // store the value of the accumulator into memory address 2
LDA 0 // load the value at memory address 0 into the accumulator
ADD 2 // add the value at memory address 2 to the accumulator
STA 0 // store the value of the accumulator into memory address 0
LDA 1 // load the value at memory address 1 into the accumulator
SUB 2 // subtract the value at memory address 2 from the accumulator
STA 1 // store the value in the accumulator into memory address 1
JEZ E // if value in accumulator is 0, move PC to instruction memory address 14
JMP 6 // move the PC to instruction memory address 6
HLT // halt execution of processor until reset
```



In the waveform above, you can see the accumulator being loaded with the value 9 and then stored into memory address 0. Then the accumulator is loaded with the value 4 and then store it into memory address 1. After this 1 is loaded into the accumulator and stored in memory address 2. Memory address 0 is loaded into the accumulator and incremented then stored back into the same memory address. Memory address 1 is then loaded into the accumulator and decremented and stored back into memory address 1. This continues until the accumulator is 0 and then is sent into the halt state where no instructions are executed and no memory is modified. Then the reset line is pulled high and the sequence described above is restarted.

In the waveform above, you can see the accumulator being loaded with the value 9 and then stored into memory address 0. Then the accumulator is loaded with the value 4 and then store it into memory address 1. After this 1 is loaded into the accumulator and stored in memory address 2. Memory address 0 is loaded into the accumulator and incremented then stored back into the same memory address. Memory address 1 is then loaded into the accumulator and decremented and stored back into memory address 1. This continues until the accumulator is 0 and then is sent into the halt state where no instructions are executed and no memory is modified. Then the reset line is pulled high and the sequence described above is restarted.

Conclusion: In conclusion, the single cycle CPU performs as expected. Due to time constraints, the portion of the assignment which asked to write a Verilog testbench which translated mnemonics to machine code and executed them was unable to be completed. In order to test the execution of the assembly code, the InstructionMemory.v file needs to be modified and the instructions can be listed in the *mem* array as 16-bit machine code.