Theory of Operation: For this assignment, we were tasked with creating a simple single cycle processor capable of the following instructions:

Opcode	Instruction	Comments
000	LDA	Load accumulator from memory
001	STA	Store accumulator in memory
010	ADD	Add value to accumulator
011	SUB	Subtract value from accumulator
100	JMP	Unconditional direct jump
101	JEZ	Direct jump when accumulator is zero
110	LDI	Load accumulator immediately, sign extend
111	HLT	Halt execution until reset

Design: The design was modeled after the example given in class. The schematic is shown below and the modules are described below it:




Figure 1: Schematic for Single Cycle CPU

ALU: Adds or subtracts the two inputs based on the select line.

Accumulator: Stores value on the positive edge of the clock when the *load* line is high.

Controller: Uses opcode to determine the values of the following lines: rd_mem , wr_mem , ac_src , ld_ac , ld_imm , pc_src , alu_add , alu_sub , and halt.

Data Memory: Stores an array of 16-bit data which is initially zero'd out.

Data Path: Takes the instruction as an input and passes the opcode and address as outputs.

Incrementer: Adds one to the current input.

Instruction Memory: Holds the instructions to be executed by the processor.

2-to-1 16-bit Mux: Multiplexer which passes through input value specified by the select line.

Program Counter: Loads value from input and outputs that value. This controls which instruction in memory will be executed.

Tristate Passthrough: Passes through the 16-bit input value if the select line is low. If the select line is high, the output will be high impedance.

Simulation: The waveform below shows the following sequence of instruction calls:

```
LDI 9 // load the value 9 immediately into the accumulator
STA 0 // store the value of the accumulator into memory address 0
LDI 4 // load the value 4 immediately into the accumulator
STA 1 // store the value of the accumulator into memory address 1
LDA 0 // load the value at memory address 0 into the accumulator
ADD 1 // add 1 to the accumulator
STA 0 // store the value of the accumulator into memory address 0
LDA 1 // load the value at memory address 1 into the accumulator
SUB 1 // subtract 1 from the accumulator
STA 1 // store the value in the accumulator into memory address 1
JEZ C // if value in accumulator is 0, move PC to instruction memory address 12
JMP 4 // move the PC to instruction memory address 4
HLT // halt execution of processor until reset
```




Figure 2: Output from Single Cycle CPU

In the waveform above, you can see the accumulator being loaded with the value 9 and then stored into memory address 0. Then the accumulator is loaded with the value 4 and then store it into memory address 1. Then memory address 0 is loaded into the accumulator and incremented then stored back into the same memory address. Memory address 1 is then loaded into the accumulator and decremented and stored back into memory address 1. This continues until the accumulator is 0 and then is sent into the halt state where no instructions are executed and no memory is modified. Then the reset line is pulled high and the sequence described above is restarted.

Conclusion: In conclusion, the single cycle CPU performs as expected. After basing my design on the example shown in class and completing a majority of the assignment, it came to my attention that the ADD instruction described in class was actually an ADDI (add immediate). I decided to follow the original example because the ADD instruction is shown as not reading from memory in the controller truth table on slide 35 of the annotated PDF. Due to time constraints, the portion of the assignment which asked to write a Verilog testbench which translated mnemonics to machine code and executed them was unable to be completed. In order to test the execution of the assembly code, the InstructionMemory.v file needs to be modified and the instructions can be listed in the mem array as 16-bit machine code.