## EGR 234 – Digital Logic Design Lab 10: Digital Clock Using Counters and VHDL

Lab Report by: Christopher Parisi Lab Partner: No Partner December 10, 2010

## **Exercise 1**

```
VHDL Code for cntr mod10
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity cntr mod10 is
port( Clear: in std logic;
   Clock: in std logic;
   Enable: in std_logic;
                Q: out std logic vector(3 downto 0);
    Nine: out std logic);
end entity cntr mod10;
architecture cntr mod10 arch of cntr mod10 is
       component cntr reg is
       port( Clear: in std logic;
                      Clock: in std logic;
       Enable: in std logic;
        Load: in std logic;
          D: in std logic vector(3 downto 0);
          Q: out std logic vector(3 downto 0));
       end component cntr reg;
  signal Load: std logic;
  signal Q tmp: std logic vector(3 downto 0);
begin
  Load \leq Q tmp(3) and Q tmp(0);
  cntr reg1: cntr reg
        port map ( Clear => Clear, Clock => Clock,
           Enable \Rightarrow Enable, Load \Rightarrow Load, D \Rightarrow "0000", Q \Rightarrow Q tmp);
  Q \leq Q \text{ tmp};
       Nine <= Load;
end architecture cntr mod10 arch;
```

Functional Waveform for cntr mod10

	DXCD	0 ps	40.0 ns	80.0 ns	120,0 ns	160,0 ns	200,0 ns	240,0 ns	280,0 ns
	Name	0 ps							
<b></b> 0 €	Clock								
<b>□</b> 1	Clear								
<u></u> 2	Enable								
<b>a</b> 3	<b>■</b> Q	(0 X 1	X 2 X 3	X 4 X 5	X 6 X	7 X 8 X 9	X 0 X	1 X 2 X	0 X 1
- 4	-Q[3]								
<b>⊕</b> 5	—Q[2]								
<b>®</b> 6	-Q[1]								
<b>⊚</b> 7	LQ[0]								
<b>®</b> 8	Nine								

## Exercise 2

```
VHDL Code for one sec pulse.
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity one sec pulse is
port( Clock: in std logic;
   Clear: in std logic;
    Pulse: out std logic );
end entity one sec pulse;
architecture one sec pulse arch of one sec pulse is
       component cntr mod10 is
       port( Clear: in std logic;
                Clock: in std logic;
     Enable: in std logic;
        Q: out std logic vector(3 downto 0);
      Nine: out std logic);
       end component cntr mod10;
       component cntr mod5 is
       port( Clear: in std logic;
      Clock: in std logic;
     Enable: in std logic;
        Q: out std logic vector(3 downto 0);
      Four: out std logic );
  end component cntr mod5;
```

```
signal Four8, Nine7, Nine6, Nine5, Nine4, Nine3, Nine2, Nine1: std logic;
  signal Enable8, Enable7, Enable6, Enable5, Enable4, Enable3, Enable2: std logic;
  signal Q tmp8, Q tmp7, Q tmp6, Q tmp5, Q tmp4, Q tmp3, Q tmp2, Q tmp1:
std logic vector(3 downto 0);
begin
  entr mod10 1: entr mod10
        port map (Clear => Clear, Clock => Clock, Enable => '1',
                Q \Rightarrow Q \text{ tmp1}, \text{Nine} \Rightarrow \text{Nine1});
        Enable2 <= Nine1;
        entr mod10 2: entr mod10
        port map (Clear => Clear, Clock => Clock, Enable => Enable2,
                O \Rightarrow O \text{ tmp2}, Nine \Rightarrow Nine2);
        Enable3 <= Nine2 and Nine1;
        entr mod10 3: entr mod10
        port map (Clear => Clear, Clock => Clock, Enable => Enable3,
                Q \Rightarrow Q \text{ tmp3}, \text{Nine} \Rightarrow \text{Nine3});
        Enable4 <= Nine3 and Nine2 and Nine1;
        entr mod10 4: entr mod10
        port map (Clear => Clear, Clock => Clock, Enable => Enable4,
                Q \Rightarrow Q \text{ tmp4}, \text{Nine} \Rightarrow \text{Nine4});
        Enable5 <= Nine4 and Nine3 and Nine2 and Nine1;
        entr mod10 5: entr mod10
        port map (Clear => Clear, Clock => Clock, Enable => Enable5,
                O \Rightarrow O \text{ tmp5}, Nine \Rightarrow Nine5);
        Enable6 <= Nine5 and Nine4 and Nine3 and Nine2 and Nine1:
        entr mod10 6: entr mod10
        port map (Clear => Clear, Clock => Clock, Enable => Enable6,
                Q \Rightarrow Q \text{ tmp6}, \text{Nine} \Rightarrow \text{Nine6});
        Enable7 <= Nine6 and Nine5 and Nine4 and Nine3 and Nine2 and Nine1;
  entr mod10 7: entr mod10
        port map (Clear => Clear, Clock => Clock, Enable => Enable7,
```

```
Q \Rightarrow Q \text{ tmp7}, \text{Nine} \Rightarrow \text{Nine7});
        Enable8 <= Nine7 and Nine6 and Nine5 and Nine4 and Nine3 and Nine2 and Nine1;
  entr mod5 8: entr mod5
        port map (Clear => Clear, Clock => Clock, Enable => Enable8,
               Q \Rightarrow Q \text{ tmp8, Four} \Rightarrow Four8);
  Pulse <= Four8 and Nine7 and Nine6 and Nine5 and Nine4 and Nine3 and Nine2 and Nine1;
end architecture one sec pulse arch;
Exercise 3
VHDL Code for cntr mod6
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity cntr mod6 is
port( Clear: in std logic;
    Clock: in std logic;
   Enable: in std logic;
                Q: out std logic vector(3 downto 0);
    Five: out std logic);
end entity cntr mod6;
architecture entr mod6 arch of entr mod6 is
        component entr reg is
       port( Clear: in std logic;
                       Clock: in std logic;
       Enable: in std logic;
        Load: in std logic;
          D: in std logic vector(3 downto 0);
          O: out std logic vector(3 downto 0));
        end component cntr reg;
  signal Load: std logic;
```

```
signal Q_tmp: std_logic_vector(3 downto 0);
begin

Load <= Q_tmp(2) and Q_tmp(1);
cntr_reg1: cntr_reg
    port map ( Clear => Clear, Clock => Clock,
        Enable => Enable, Load => Load, D => "0000", Q => Q_tmp );

Q <= Q_tmp;
    Five <= Load;</pre>
```

end architecture cntr\_mod6\_arch;

Functional Waveform for cntr mod6



## VHDL Code for Digital Clock

```
Clock: in std logic;
     Enable: in std logic;
         Q: out std logic vector(3 downto 0);
       Nine: out std logic );
       end component cntr mod10;
       component cntr mod6 is
       port( Clear: in std logic;
      Clock: in std logic;
     Enable: in std logic;
         Q: out std logic vector(3 downto 0);
      Five: out std logic);
  end component cntr mod6;
       component one sec pulse is
       port( Clear: in std logic;
      Clock: in std logic;
      Pulse: out std logic );
  end component one sec pulse;
  component hex7seg is
       port (hex: in std logic vector(3 downto 0);
                seg : out std logic vector(6 downto 0));
  end component hex7seg;
  signal Pulse0, Five4, Nine3, Five2, Nine1: std logic;
  signal Enable4, Enable3, Enable2, Enable1: std logic;
  signal Q_tmp4, Q_tmp3, Q_tmp2, Q_tmp1: std_logic_vector(3 downto 0);
 signal Second0, Second1, Minute0, Minute1: std logic vector(6 downto 0);
begin
       One sec pulse 0: one sec pulse
                       port map ( Clear => Clear, Clock => Clock, Pulse => Pulse0 );
       Enable1 <= Pulse0;
  entr mod10 1: entr mod10
        port map (Clear => Clear, Clock => Clock, Enable => Enable1,
               Q \Rightarrow Q \text{ tmp1}, \text{Nine} \Rightarrow \text{Nine1});
       Enable2 <= Nine1;
  entr mod6 2: entr mod6
        port map (Clear => Clear, Clock => Clock, Enable => Enable2,
               Q \Rightarrow Q \text{ tmp2}, Five \Rightarrow Five2);
```

```
Enable3 <= Nine1 and Five2;
  entr mod10 3: entr mod10
         port map (Clear => Clear, Clock => Clock, Enable => Enable3,
                Q \Rightarrow Q \text{ tmp3}, \text{Nine} \Rightarrow \text{Nine3});
        Enable4 <= Nine1 and Five2 and Nine3;
  entr mod6 4: entr mod6
         port map (Clear => Clear, Clock => Clock, Enable => Enable4,
                Q \Rightarrow Q \text{ tmp4}, \text{Five} \Rightarrow \text{Five4});
  hex7seg 5: hex7seg
                         port map (hex \Rightarrow Q tmp1, seg \Rightarrow Second0);
  hex7seg 6: hex7seg
                         port map (hex \Rightarrow Q tmp2, seg \Rightarrow Second1);
        hex7seg 7: hex7seg
                         port map (hex \Rightarrow Q tmp3, seg \Rightarrow Minute0);
        hex7seg 8: hex7seg
                         port map (hex \Rightarrow Q tmp4, seg \Rightarrow Minute1);
        SecondOut0 <= Second0:
        SecondOut1 <= Second1;
        MinuteOut0 <= Minute0;
        MinuteOut1 <= Minute1;
end architecture Digital Clock arch;
```