M:\CWRUCutterHex\LabVIEW\src\RT_Main.vi

Last modified on 9/28/2012 at 2:26 PM

Printed on 9/28/2012 at 2:30 PM

Connector Pane

RT_Main.vi



Main Real-Time Loop for the CWRU Cutter Hex Compact RIO. Executes the FPGA bitfile. Set to run on Startup.

Responsibilities:

Start the FPGA

Supply velocity values to the FPGA from various sources

Run the safety state machine. Control inputs/outputs (relays, beeper, etc)

Communicate with the ITX computer (not implemented yet)

Front Panel




M:\CWRUCutterHex\LabVIEW\src\RT_Main.vi

Last modified on 9/28/2012 at 2:26 PM

Printed on 9/28/2012 at 2:30 PM

Block Diagram

Todo: Merge Errors in a global-ized function and then have that function force an exit



RT_Main.vi M:\CWRUCutterHex\LabVIEW\src\RT_Main.vi Last modified on 9/28/2012 at 2:26 PM Printed on 9/28/2012 at 2:30 PM

