




| MODE[3:0] | BOOT MODE | Descritpion |
|---|---|---|
| 0000 | PS JTAG | PS JTAG Interface |
| 0001 | Quad SPI(24b) | 24-Bit addresssing(QSPI24) |
| 0010 | Quad SPI(32b) | 32-Bit addresssing(QSPI32) |
| 0011 | SD0(2.0) | SD2.0 |
| 0100 | NAND | Requires 8-bit data bus width |
| 0101 | SD1(2.0) | SD2.0 |
| 0110 | eMMC(1.8V) | eMMC version 4.5 at 1.8V |
| 0111 | USB0(2.0) | USB 2.0 only |
| 1000 | PJTAG(MIO #0) | PJTAG connection 0 option |
| 1001 | PJTAG(MIO #1) | PJTAG connection 1 option |
| 1110 | SD1 LS(3.0) | SD 3.0 |

| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Thursday, October 16, 2025 | Sheet 1 of 35 | |




| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 1 of 1 | |


U1-18
BANK500
VCC1V8
AE16
AG17
AK16
VCCO_PSIO0_500
VCCO_PSIO0_500
VCCO_PSIO0_500
PS_MIO0_500
PS_MIO1_500
PS_MIO2_500
PS_MIO3_500
PS_MIO4_500
PS_MIO5_500
PS_MIO6_500
PS_MIO7_500
PS_MIO8_500
PS_MIO9_500
PS_MIO10_500
PS_MIO11_500
PS_MIO12_500
PS_MIO13_500
PS_MIO14_500
PS_MIO15_500
PS_MIO16_500
PS_MIO17_500
PS_MIO18_500
PS_MIO19_500
PS_MIO20_500
PS_MIO21_500
PS_MIO22_500
PS_MIO23_500
PS_MIO24_500
PS_MIO25_500
AF16
AJ16
AD16
AG16
AH16
AM15
AL15
AD17
AE17
AP15
AH17
AF17
AJ17
AK17
AL16
AN16
AM16
AP16
AE18
AL17
AD18
AF18
AD20R40
49.9R
AD19
AE20
AE19
MIO0_QSPI_LWR_CLK
MIO1_QSPI_LWR_DQ1
MIO2_QSPI_LWR_DQ2
MIO3_QSPI_LWR_DQ3
MIO4_QSPI_LWR_DQ0
MIO5_QSPI_LWR_CS_B
MIO7_QSPI_UPR_CS_B
MIO8_QSPI_UPR_DQ0
MIO9_QSPI_UPR_DQ1
MIO10_QSPI_UPR_DQ2
MIO11_QSPI_UPR_DQ3
MIO12_QSPI_UPR_CLK
MIO13_MMC_DAT0
MIO14_MMC_DAT1
MIO15_MMC_DAT2
MIO16_MMC_DAT3
MIO17_MMC_DAT4
MIO18_MMC_DAT5
MIO19_MMC_DAT6
MIO20_MMC_DAT7
MIO21_MMC_CMD
MIO22_MMC_CCLK
MIO23_MMC_RSTN
MIO24_PS_IIC_SCL
MIO25_PS_IIC_SDA
xczu9eg-2ffvb1156
BANK 500
U1-19
BANK501
VCC1V8
L24
M22
VCCO_PSIO1_501
VCCO_PSIO1_501
PS_MIO26_501
PS_MIO27_501
PS_MIO28_501
PS_MIO29_501
PS_MIO30_501
PS_MIO31_501
PS_MIO32_501
PS_MIO33_501
PS_MIO34_501
PS_MIO35_501
PS_MIO36_501
PS_MIO37_501
PS_MIO38_501
PS_MIO39_501
PS_MIO40_501
PS_MIO41_501
PS_MIO42_501
PS_MIO43_501
PS_MIO44_501
PS_MIO45_501
PS_MIO46_501
PS_MIO47_501
PS_MIO48_501
PS_MIO49_501
PS_MIO50_501
PS_MIO51_501
P21
M21
N21
K22
L21
J22
H22
H23
L22
P22
K23
N22
L23
N23
M23
J24
M24
K24
N24
P24
J25
L25
M25
K25
P25
N25
PS_SW0
MIO27_DP_AUX_OUT
MIO28_DP_HPD
MIO29_DP_OE
MIO30_DP_AUX_IN
PS_SW1
MIO32_UART2_TX
MIO33_UART2_RX
MIO34_CAN0_RX
MIO35_CAN0_TX
M2_PEDET
M2_RSTn
MIO38_PS_UART_RX
MIO39_PS_UART_TX
MIO40_CAN1_TX
MIO41_CAN1_RX
PS_LED0
PS_LED1
MIO44_USB_RESET_N
MIO45_SDIO_DETECT
MIO46_SDIO_DAT0
MIO47_SDIO_DAT1
MIO48_SDIO_DAT2
MIO49_SDIO_DAT3
MIO50_SDIO_CMD
MIO51_SDIO_CLK
xczu9eg-2ffvb1156
BANK 501
U1-20
BANK502
VCC1V8
D23
F24
G22
VCCO_PSIO2_502
VCCO_PSIO2_502
VCCO_PSIO2_502
PS_MIO52_502
PS_MIO53_502
PS_MIO54_502
PS_MIO55_502
PS_MIO56_502
PS_MIO57_502
PS_MIO58_502
PS_MIO59_502
PS_MIO60_502
PS_MIO61_502
PS_MIO62_502
PS_MIO63_502
PS_MIO64_502
PS_MIO65_502
PS_MIO66_502
PS_MIO67_502
PS_MIO68_502
PS_MIO69_502
PS_MIO70_502
PS_MIO71_502
PS_MIO72_502
PS_MIO73_502
PS_MIO74_502
PS_MIO75_502
PS_MIO76_502
PS_MIO77_502
F22
E23
F23
B23
C23
A23
G23
B24
E24
C24
G24
D24
A25
A26
A27
B25
B26
B27
C26
C27
E25
H24
G25
D25
H25
F25
MIO52_USB_CLK
MIO53_USB_DIR
MIO54_USB_DATA2
MIO55_USB_NXT
MIO56_USB_DATA0
MIO57_USB_DATA1
MIO58_USB_STP
MIO59_USB_DATA3
MIO60_USB_DATA4
MIO61_USB_DATA5
MIO62_USB_DATA6
MIO63_USB_DATA7
MIO64_ENET_TX_CLK
MIO65_ENET_TX_D0
MIO66_ENET_TX_D1
MIO67_ENET_TX_D2
MIO68_ENET_TX_D3
MIO69_ENET_TX_CTRL
MIO70_ENET_RX_CLK
MIO71_ENET_RX_D0
MIO72_ENET_RX_D1
MIO73_ENET_RX_D2
MIO74_ENET_RX_D3
MIO75_ENET_RX_CTRL
MIO76_ENET_MDC
MIO77_ENET_MDIO
xczu9eg-2ffvb1156
BANK 502
U1-17
BANK505
PS_MGTRTXP0_505
PS_MGTRTXN0_505
PS_MGTRXP0_505
PS_MGTRXN0_505
PS_MGTRTXP1_505
PS_MGTRTXN1_505
PS_MGTRXP1_505
PS_MGTRXN1_505
PS_MGTRTXP2_505
PS_MGTRTXN2_505
PS_MGTRXP2_505
PS_MGTRXN2_505
PS_MGTRTXP3_505
PS_MGTRTXN3_505
PS_MGTRXP3_505
PS_MGTRXN3_505
PS_MGTREFCLK0P_505
PS_MGTREFCLK0N_505
PS_MGTREFCLK1P_505
PS_MGTREFCLK1N_505
PS_MGTREFCLK2P_505
PS_MGTREFCLK2N_505
PS_MGTREFCLK3P_505
PS_MGTREFCLK3N_505
PS_MGTRREF_505
AB29
AB30
AB33
AB34
Y29
Y30
AA31
AA32
W31
W32
Y33
Y34
V29
V30
V33
V34
AA27
AA28
W27
W28
U27
U28
U31
U32
AB28
R42
500R
C909
C910
0.1uF
0.1uF
PCIE_TX_P
PCIE_TX_N
PCIE_RX_P
PCIE_RX_N
USB_SSTXP
USB_SSTXN
USB_SSRXP
USB_SSRXN
DP_TX1_P
DP_TX1_N
DP_TX0_P
DP_TX0_N
GTR_REF_CLK_PCIE_P
GTR_REF_CLK_PCIE_N
GTR_REF_CLK_USB3_P
GTR_REF_CLK_USB3_N
GTR_REF_CLK_DP_P
GTR_REF_CLK_DP_N
xczu9eg-2ffvb1156
BANK 505
FOR 500 501 502
VCC1V8
C115
47uF
C116
47uF
C100
10uF
C101
10uF
Title
<Title>
Size
B
Document Number
<Doc>
Rev
<RevCode>
Date:
Wednesday, October 15, 2025
Sheet
2
of
35

U1-22

## BANK504

| | | |
|---|---|---|
| PS_DDR4_SODIMM_A0 | AP29 | PS_DDR_A0_504 |
| PS_DDR4_SODIMM_A1 | AP30 | PS_DDR_A1_504 |
| PS_DDR4_SODIMM_A2 | AP26 | PS_DDR_A2_504 |
| PS_DDR4_SODIMM_A3 | AP27 | PS_DDR_A3_504 |
| PS_DDR4_SODIMM_A4 | AP25 | PS_DDR_A4_504 |
| PS_DDR4_SODIMM_A5 | AN24 | PS_DDR_A5_504 |
| PS_DDR4_SODIMM_A6 | AM29 | PS_DDR_A6_504 |
| PS_DDR4_SODIMM_A7 | AM28 | PS_DDR_A7_504 |
| PS_DDR4_SODIMM_A8 | AM26 | PS_DDR_A8_504 |
| PS_DDR4_SODIMM_A9 | AM25 | PS_DDR_A9_504 |
| PS_DDR4_SODIMM_A10 | AL28 | PS_DDR_A10_504 |
| PS_DDR4_SODIMM_A11 | AK27 | PS_DDR_A11_504 |
| PS_DDR4_SODIMM_A12 | AJ25 | PS_DDR_A12_504 |
| PS_DDR4_SODIMM_A13 | AL25 | PS_DDR_A13_504 |
| PS_DDR4_SODIMM_WE_B | AK25 | PS_DDR_A14_504 |
| PS_DDR4_SODIMM_CAS_B | AK24 | PS_DDR_A15_504 |
| PS_DDR4_SODIMM_RAS_B | AM24 | PS_DDR_A16_504 |
| | AF25 | PS_DDR_A17_504 |
| PS_DDR4_SODIMM_BA0 | AH26 | PS_DDR_BA0_504 |
| PS_DDR4_SODIMM_BA1 | AG26 | PS_DDR_BA1_504 |
| PS_DDR4_SODIMM_ACT_B | AG25 | PS_DDR_ACT_N_504 |
| PS_DDR4_SODIMM_ALERT_B | AF22 | PS_DDR_ALERT_N_504 |
| PS_DDR4_SODIMM_PARITY | AF20 | PS_DDR_PARITY_504 |
| PS_DDR4_SODIMM_RESET_B | AF21 | PS_DDR_RAM_RST_N_504 |
| PS_DDR4_SODIMM_BG0 | AK28 | PS_DDR_BG0_504 |
| PS_DDR4_SODIMM_BG1 | AH27 | PS_DDR_BG1_504 |
| PS_DDR4_SODIMM_CS0_B | AN28 | PS_DDR_CS_N0_504 |
| PS_DDR4_SODIMM_CS1_B | AL30 | PS_DDR_CS_N1_504 |
| PS_DDR4_SODIMM_CK0_T | AN26 | PS_DDR_CK0_504 |
| PS_DDR4_SODIMM_CK0_C | AN27 | PS_DDR_CK_N0_504 |
| PS_DDR4_SODIMM_CK1_T | AL26 | PS_DDR_CK1_504 |
| PS_DDR4_SODIMM_CK1_C | AL27 | PS_DDR_CK_N1_504 |
| PS_DDR4_SODIMM_CKE0 | AN29 | PS_DDR_CKE0_504 |
| PS_DDR4_SODIMM_CKE1 | AJ27 | PS_DDR_CKE1_504 |
| PS_DDR4_SODIMM_ODT0 | AM30 | PS_DDR_ODT0_504 |
| PS_DDR4_SODIMM_ODT1 | AJ26 | PS_DDR_ODT1_504 |

| | | |
|---|---|---|
| | AN18 | PS_DDR_DQS_P0_504 |
| PS_DDR4_SODIMM_DQS7_T | AN19 | PS_DDR_DQS_N0_504 |
| PS_DDR4_SODIMM_DQS7_C | AN21 | PS_DDR_DQS_P1_504 |
| PS_DDR4_SODIMM_DQS4_T | AN22 | PS_DDR_DQS_N1_504 |
| PS_DDR4_SODIMM_DQS4_C | AH19 | PS_DDR_DQS_P2_504 |
| PS_DDR4_SODIMM_DQS6_T | AJ19 | PS_DDR_DQS_N2_504 |
| PS_DDR4_SODIMM_DQS6_C | AH22 | PS_DDR_DQS_P3_504 |
| PS_DDR4_SODIMM_DQS5_T | AH23 | PS_DDR_DQS_N3_504 |
| PS_DDR4_SODIMM_DQS5_C | AH28 | PS_DDR_DQS_P4_504 |
| PS_DDR4_SODIMM_DQS3_T | AH29 | PS_DDR_DQS_N4_504 |
| PS_DDR4_SODIMM_DQS3_C | AE28 | PS_DDR_DQS_P5_504 |
| PS_DDR4_SODIMM_DQS1_T | AE29 | PS_DDR_DQS_N5_504 |
| PS_DDR4_SODIMM_DQS1_C | AJ32 | PS_DDR_DQS_P6_504 |
| PS_DDR4_SODIMM_DQS2_T | AK32 | PS_DDR_DQS_N6_504 |
| PS_DDR4_SODIMM_DQS2_C | AE32 | PS_DDR_DQS_P7_504 |
| PS_DDR4_SODIMM_DQS0_T | AE33 | PS_DDR_DQS_N7_504 |
| PS_DDR4_SODIMM_DQS0_C | AN32 | PS_DDR_DQS_P8_504 |
| PS_DDR4_SODIMM_DQS8_T | AN33 | PS_DDR_DQS_N8_504 |
| PS_DDR4_SODIMM_DQS8_C | | |

| | | |
|---|---|---|
| | AN17 | PS_DDR_DM0_504 |
| PS_DDR4_SODIMM_DM7_B | AM21 | PS_DDR_DM1_504 |
| PS_DDR4_SODIMM_DM4_B | AK19 | PS_DDR_DM2_504 |
| PS_DDR4_SODIMM_DM6_B | AH24 | PS_DDR_DM3_504 |
| PS_DDR4_SODIMM_DM5_B | AH31 | PS_DDR_DM4_504 |
| PS_DDR4_SODIMM_DM3_B | AE30 | PS_DDR_DM5_504 |
| PS_DDR4_SODIMM_DM1_B | AJ31 | PS_DDR_DM6_504 |
| PS_DDR4_SODIMM_DM2_B | AE34 | PS_DDR_DM7_504 |
| PS_DDR4_SODIMM_DM0_B | AN34 | PS_DDR_DM8_504 |
| PS_DDR4_SODIMM_DM8_B | | |

VCC1V2

| | |
|---|---|
| AG27 | |
| AJ24 | VCCO_PSDDR_504 |
| AJ28 | VCCO_PSDDR_504 |
| AL24 | VCCO_PSDDR_504 |
| AL29 | VCCO_PSDDR_504 |
| AN25 | VCCO_PSDDR_504 |
| AN30 | VCCO_PSDDR_504 |

FOR 504

VCC1V2 — C109 47uF — C110 47uF — C111 10uF — C112 10uF — C113 10uF

| | | |
|---|---|---|
| PS_DDR_DQ0_504 | AP20 | PS_DDR4_SODIMM_DQ61 |
| PS_DDR_DQ1_504 | AP18 | PS_DDR4_SODIMM_DQ58 |
| PS_DDR_DQ2_504 | AP19 | PS_DDR4_SODIMM_DQ56 |
| PS_DDR_DQ3_504 | AP17 | PS_DDR4_SODIMM_DQ63 |
| PS_DDR_DQ4_504 | AM20 | PS_DDR4_SODIMM_DQ60 |
| PS_DDR_DQ5_504 | AM19 | PS_DDR4_SODIMM_DQ57 |
| PS_DDR_DQ6_504 | AM18 | PS_DDR4_SODIMM_DQ62 |
| PS_DDR_DQ7_504 | AL18 | PS_DDR4_SODIMM_DQ59 |
| PS_DDR_DQ8_504 | AP22 | PS_DDR4_SODIMM_DQ35 |
| PS_DDR_DQ9_504 | AP21 | PS_DDR4_SODIMM_DQ34 |
| PS_DDR_DQ10_504 | AP24 | PS_DDR4_SODIMM_DQ39 |
| PS_DDR_DQ11_504 | AN23 | PS_DDR4_SODIMM_DQ38 |
| PS_DDR_DQ12_504 | AL21 | PS_DDR4_SODIMM_DQ37 |
| PS_DDR_DQ13_504 | AL22 | PS_DDR4_SODIMM_DQ36 |
| PS_DDR_DQ14_504 | AM23 | PS_DDR4_SODIMM_DQ33 |
| PS_DDR_DQ15_504 | AL23 | PS_DDR4_SODIMM_DQ32 |
| PS_DDR_DQ16_504 | AL20 | PS_DDR4_SODIMM_DQ52 |
| PS_DDR_DQ17_504 | AK20 | PS_DDR4_SODIMM_DQ53 |
| PS_DDR_DQ18_504 | AJ20 | PS_DDR4_SODIMM_DQ48 |
| PS_DDR_DQ19_504 | AK18 | PS_DDR4_SODIMM_DQ55 |
| PS_DDR_DQ20_504 | AG20 | PS_DDR4_SODIMM_DQ49 |
| PS_DDR_DQ21_504 | AH18 | PS_DDR4_SODIMM_DQ51 |
| PS_DDR_DQ22_504 | AG19 | PS_DDR4_SODIMM_DQ54 |
| PS_DDR_DQ23_504 | AG18 | PS_DDR4_SODIMM_DQ50 |
| PS_DDR_DQ24_504 | AG21 | PS_DDR4_SODIMM_DQ45 |
| PS_DDR_DQ25_504 | AH21 | PS_DDR4_SODIMM_DQ40 |
| PS_DDR_DQ26_504 | AG24 | PS_DDR4_SODIMM_DQ44 |
| PS_DDR_DQ27_504 | AG23 | PS_DDR4_SODIMM_DQ41 |
| PS_DDR_DQ28_504 | AK22 | PS_DDR4_SODIMM_DQ46 |
| PS_DDR_DQ29_504 | AJ21 | PS_DDR4_SODIMM_DQ43 |
| PS_DDR_DQ30_504 | AJ22 | PS_DDR4_SODIMM_DQ47 |
| PS_DDR_DQ31_504 | AK23 | PS_DDR4_SODIMM_DQ42 |
| PS_DDR_DQ32_504 | AG31 | PS_DDR4_SODIMM_DQ29 |
| PS_DDR_DQ33_504 | AG30 | PS_DDR4_SODIMM_DQ25 |
| PS_DDR_DQ34_504 | AG29 | PS_DDR4_SODIMM_DQ31 |
| PS_DDR_DQ35_504 | AG28 | PS_DDR4_SODIMM_DQ27 |
| PS_DDR_DQ36_504 | AJ30 | PS_DDR4_SODIMM_DQ24 |
| PS_DDR_DQ37_504 | AK29 | PS_DDR4_SODIMM_DQ30 |
| PS_DDR_DQ38_504 | AK30 | PS_DDR4_SODIMM_DQ28 |
| PS_DDR_DQ39_504 | AJ29 | PS_DDR4_SODIMM_DQ26 |
| PS_DDR_DQ40_504 | AE27 | PS_DDR4_SODIMM_DQ15 |
| PS_DDR_DQ41_504 | AF28 | PS_DDR4_SODIMM_DQ11 |
| PS_DDR_DQ42_504 | AF30 | PS_DDR4_SODIMM_DQ14 |
| PS_DDR_DQ43_504 | AF31 | PS_DDR4_SODIMM_DQ10 |
| PS_DDR_DQ44_504 | AD28 | PS_DDR4_SODIMM_DQ8 |
| PS_DDR_DQ45_504 | AD27 | PS_DDR4_SODIMM_DQ12 |
| PS_DDR_DQ46_504 | AD29 | PS_DDR4_SODIMM_DQ13 |
| PS_DDR_DQ47_504 | AD30 | PS_DDR4_SODIMM_DQ9 |
| PS_DDR_DQ48_504 | AH33 | PS_DDR4_SODIMM_DQ20 |
| PS_DDR_DQ49_504 | AJ34 | PS_DDR4_SODIMM_DQ21 |
| PS_DDR_DQ50_504 | AH34 | PS_DDR4_SODIMM_DQ17 |
| PS_DDR_DQ51_504 | AH32 | PS_DDR4_SODIMM_DQ16 |
| PS_DDR_DQ52_504 | AK34 | PS_DDR4_SODIMM_DQ19 |
| PS_DDR_DQ53_504 | AK33 | PS_DDR4_SODIMM_DQ23 |
| PS_DDR_DQ54_504 | AL32 | PS_DDR4_SODIMM_DQ18 |
| PS_DDR_DQ55_504 | AL31 | PS_DDR4_SODIMM_DQ22 |
| PS_DDR_DQ56_504 | AG33 | PS_DDR4_SODIMM_DQ6 |
| PS_DDR_DQ57_504 | AG34 | PS_DDR4_SODIMM_DQ2 |
| PS_DDR_DQ58_504 | AF32 | PS_DDR4_SODIMM_DQ0 |
| PS_DDR_DQ59_504 | AF33 | PS_DDR4_SODIMM_DQ7 |
| PS_DDR_DQ60_504 | AD31 | PS_DDR4_SODIMM_DQ1 |
| PS_DDR_DQ61_504 | AD32 | PS_DDR4_SODIMM_DQ5 |
| PS_DDR_DQ62_504 | AD34 | PS_DDR4_SODIMM_DQ3 |
| PS_DDR_DQ63_504 | AD33 | PS_DDR4_SODIMM_DQ4 |
| PS_DDR_DQ64_504 | AN31 | PS_DDR4_SODIMM_DQ64 |
| PS_DDR_DQ65_504 | AP31 | PS_DDR4_SODIMM_DQ65 |
| PS_DDR_DQ66_504 | AP32 | PS_DDR4_SODIMM_DQ66 |
| PS_DDR_DQ67_504 | AP33 | PS_DDR4_SODIMM_DQ67 |
| PS_DDR_DQ68_504 | AM31 | PS_DDR4_SODIMM_DQ68 |
| PS_DDR_DQ69_504 | AM33 | PS_DDR4_SODIMM_DQ69 |
| PS_DDR_DQ70_504 | AM34 | PS_DDR4_SODIMM_DQ70 |
| PS_DDR_DQ71_504 | AL33 | PS_DDR4_SODIMM_DQ71 |


PS_DDR_ZQ_504 — AF23 — R41 240R


NC1 — AF27

NC2 — AF26


xczu9eg-2ffvb1156

| | | | |
|---|---|---|---|
| Title | <Title> | | |
| Size B | Document Number <Doc> | | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 3 of 35 | | |



U1-7
BANK64
VCC1V2
AJ8
AK11
AL9
VCCO_64
VCCO_64
VCCO_64
IO_T0U_N12_VRP_64
IO_T1U_N12_64
IO_T2U_N12_64
IO_T3U_N12_64
IO_L1N_T0L_N1_DBC_64
IO_L1P_T0L_N0_DBC_64
IO_L2N_T0L_N3_64
IO_L2P_T0L_N2_64
IO_L3N_T0L_N5_AD15N_64
IO_L3P_T0L_N4_AD15P_64
IO_L4N_T0U_N7_DBC_AD7N_64
IO_L4P_T0U_N6_DBC_AD7P_64
IO_L5N_T0U_N9_AD14N_64
IO_L5P_T0U_N8_AD14P_64
IO_L6N_T0U_N11_AD6N_64
IO_L6P_T0U_N10_AD6P_64
IO_L7N_T1L_N1_QBC_AD13N_64
IO_L7P_T1L_N0_QBC_AD13P_64
IO_L8N_T1L_N3_AD5N_64
IO_L8P_T1L_N2_AD5P_64
IO_L9N_T1L_N5_AD12N_64
IO_L9P_T1L_N4_AD12P_64
IO_L10N_T1U_N7_QBC_AD4N_64
IO_L10P_T1U_N6_QBC_AD4P_64
IO_L11N_T1U_N9_GC_64
IO_L11P_T1U_N8_GC_64
IO_L12N_T1U_N11_GC_64
IO_L12P_T1U_N10_GC_64
IO_L13N_T2L_N1_GC_QBC_64
IO_L13P_T2L_N0_GC_QBC_64
IO_L14N_T2L_N3_GC_64
IO_L14P_T2L_N2_GC_64
IO_L15N_T2L_N5_AD11N_64
IO_L15P_T2L_N4_AD11P_64
IO_L16N_T2U_N7_QBC_AD3N_64
IO_L16P_T2U_N6_QBC_AD3P_64
IO_L17N_T2U_N9_AD10N_64
IO_L17P_T2U_N8_AD10P_64
IO_L18N_T2U_N11_AD2N_64
IO_L18P_T2U_N10_AD2P_64
IO_L19N_T3L_N1_DBC_AD9N_64
IO_L19P_T3L_N0_DBC_AD9P_64
IO_L20N_T3L_N3_AD1N_64
IO_L20P_T3L_N2_AD1P_64
IO_L21N_T3L_N5_AD8N_64
IO_L21P_T3L_N4_AD8P_64
IO_L22N_T3U_N7_DBC_AD0N_64
IO_L22P_T3U_N6_DBC_AD0P_64
IO_L23N_T3U_N9_64
IO_L23P_T3U_N8_64
IO_L24N_T3U_N11_64
IO_L24P_T3U_N10_64
VREF_64
AN11
AJ7
AM3
AP1
AK12
AJ12
AM11
AL11
AM10
AL10
AP10
AP11
AP9
AN9
AK10
AJ10
AP8
AN8
AM8
AM9
AK9
AJ9
AP7
AN7
AK7
AK8
AL7
AL8
AL5
AL6
AM5
AM6
AP4
AP5
AP6
AN6
AN4
AM4
AK4
AK5
AP2
AN2
AP3
AN3
AN1
AM1
AL2
AL3
AL1
AK1
AK2
AK3
AJ11
R43 240R
PL_DDR4_A8
PL_DDR4_PARITY
PL_DDR4_A13
PL_DDR4_A9
PL_DDR4_BA1
PL_DDR4_A5
PL_DDR4_RAS_B
PL_DDR4_A12
PL_PHY_MDIO
PL_DDR4_A11
PL_DDR4_CS_B
PL_DDR4_CAS_B
PL_DDR4_ALERT_B
PL_DDR4_A7
PL_PHY_MDC
PL_DDR4_A2
PL_DDR4_A3
PL_DDR4_A1
PL_DDR4_A0
PL_PHY_RXCK_C
PL_DDR4_CK0_C
PL_DDR4_CK0_T
PL_DDR4_CLK_N
PL_DDR4_CLK_P
PL_DDR4_A4
PL_PHY_TXCK_C
PL_DDR4_WE_B
PL_DDR4_ODT
PL_DDR4_A10
PL_DDR4_ACT_B
PL_DDR4_CKE
PL_DDR4_BA0
PL_DDR4_RESET_B
PL_DDR4_A6
PL_DDR4_BG0
PL_PHY_RXCTL_C
PL_PHY_RXD0_C
PL_PHY_RXD1_C
PL_PHY_RXD2_C
PL_PHY_RXD3_C
PL_PHY_TXCTL_C
PL_PHY_TXD0_C
PL_PHY_TXD1_C
PL_PHY_TXD2_C
PL_PHY_TXD3_C
R48 1K
时钟引脚放在带有GC的IO上
xczu9eg-2ffvb1156
U1-8
BANK65
VCC1V2
AD8
AF9
AG7
VCCO_65
VCCO_65
VCCO_65
IO_T0U_N12_VRP_65
IO_T1U_N12_65
IO_T2U_N12_65
IO_T3U_N12_65
IO_L1N_T0L_N1_DBC_65
IO_L1P_T0L_N0_DBC_65
IO_L2N_T0L_N3_65
IO_L2P_T0L_N2_65
IO_L3N_T0L_N5_AD15N_65
IO_L3P_T0L_N4_AD15P_65
IO_L4N_T0U_N7_DBC_AD7N_65
IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65
IO_L5N_T0U_N9_AD14N_65
IO_L5P_T0U_N8_AD14P_65
IO_L6N_T0U_N11_AD6N_65
IO_L6P_T0U_N10_AD6P_65
IO_L7N_T1L_N1_QBC_AD13N_65
IO_L7P_T1L_N0_QBC_AD13P_65
IO_L8N_T1L_N3_AD5N_65
IO_L8P_T1L_N2_AD5P_65
IO_L9N_T1L_N5_AD12N_65
IO_L9P_T1L_N4_AD12P_65
IO_L10N_T1U_N7_QBC_AD4N_65
IO_L10P_T1U_N6_QBC_AD4P_65
IO_L11N_T1U_N9_GC_65
IO_L11P_T1U_N8_GC_65
IO_L12N_T1U_N11_GC_65
IO_L12P_T1U_N10_GC_65
IO_L13N_T2L_N1_GC_QBC_65
IO_L13P_T2L_N0_GC_QBC_65
IO_L14N_T2L_N3_GC_65
IO_L14P_T2L_N2_GC_65
IO_L15N_T2L_N5_AD11N_65
IO_L15P_T2L_N4_AD11P_65
IO_L16N_T2U_N7_QBC_AD3N_65
IO_L16P_T2U_N6_QBC_AD3P_65
IO_L17N_T2U_N9_AD10N_65
IO_L17P_T2U_N8_AD10P_65
IO_L18N_T2U_N11_AD2N_65
IO_L18P_T2U_N10_AD2P_65
IO_L19N_T3L_N1_DBC_AD9N_65
IO_L19P_T3L_N0_DBC_AD9P_65
IO_L20N_T3L_N3_AD1N_65
IO_L20P_T3L_N2_AD1P_65
IO_L21N_T3L_N5_AD8N_65
IO_L21P_T3L_N4_AD8P_65
IO_L22N_T3U_N7_DBC_AD0N_65
IO_L22P_T3U_N6_DBC_AD0P_65
IO_L23N_T3U_N9_65
IO_L23P_T3U_N8_I2C_SCLK_65
IO_L24N_T3U_N11_PERSTN0_65
IO_L24P_T3U_N10_PERSTN1_I2C_SDA_65
VREF_65
AD9
AH9
AD5
AG1
AF10
AE10
AH11
AH12
AF12
AE12
AG11
AF11
AG9
AG10
AE9
AD10
AH6
AH7
AH8
AG8
AD6
AD7
AF8
AE8
AG6
AF6
AF7
AE7
AF5
AE5
AG4
AG5
AJ4
AH4
AJ5
AJ6
AF3
AE3
AE4
AD4
AJ2
AH2
AH3
AG3
AF1
AF2
AJ1
AH1
AD1
AD2
AE1
AE2
AD11
R44 240R
DDR可以整组换，但是DM信号必须在N0上
PL_DDR4_DM1_B
PL_DDR4_DQ11
PL_DDR4_DQ9
PL_DDR4_DQ13
PL_DDR4_DQ15
PL_DDR4_DQS1_C
PL_DDR4_DQS1_T
PL_DDR4_DQ8
PL_DDR4_DQ14
PL_DDR4_DQ12
PL_DDR4_DQ10
PL_DDR4_DM0_B
PL_DDR4_DQ1
PL_DDR4_DQ3
PL_DDR4_DQ4
PL_DDR4_DQ0
PL_DDR4_DQS0_C
PL_DDR4_DQS0_T
PL_DDR4_DQ6
PL_DDR4_DQ2
PL_DDR4_DQ7
PL_DDR4_DQ5
PL_DDR4_DM3_B
PL_DDR4_DQ31
PL_DDR4_DQ25
PL_DDR4_DQ30
PL_DDR4_DQ27
PL_DDR4_DQS3_C
PL_DDR4_DQS3_T
PL_DDR4_DQ24
PL_DDR4_DQ28
PL_DDR4_DQ26
PL_DDR4_DQ29
PL_DDR4_DM2_B
PL_DDR4_DQ21
PL_DDR4_DQ23
PL_DDR4_DQ17
PL_DDR4_DQ19
PL_DDR4_DQS2_C
PL_DDR4_DQS2_T
PL_DDR4_DQ20
PL_DDR4_DQ16
PL_DDR4_DQ18
PL_DDR4_DQ22
R49 1K
xczu9eg-2ffvb1156
R52 1K
R55 1K
VCC1V2
R57 100R
C58 0.1uF
C61 0.1uF
PL_DDR4_CLK_P
PL_DDR4_CLK_N
PL_DDR4_CLKP
PL_DDR4_CLKN
R58 1K
R62 1K
FOR BANK 65 66
VCC1V2
C107 47uF
C140 47uF
C108 10uF
C114 10uF
Title
<Title>
Size B
Document Number
<Doc>
Rev
<RevCode>
Date: Wednesday, October 15, 2025
Sheet 4 of 35





FMC拉线说明，优先用bank 66 65的，用完这两个bank的再用其他bank的





共焊盘设计









| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 5 of 35 | |






这一页5个bank之间可以任选三个接在FMC上
任选一个接在排针上









| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 6 of 35 | |



U1-12
BANK129
xczu9eg-2ffvb1156
U1-13
BANK130
xczu9eg-2ffvb1156
U1-11
BANK128
xczu9eg-2ffvb1156
U1-14
BANK228
xczu9eg-2ffvb1156
U1-15
BANK229
xczu9eg-2ffvb1156
U1-16
BANK230
xczu9eg-2ffvb1156
两组SFP和两组SATA可以互换，优先保证SFP 16G
SATA保证6.6G
优先保证DP0-DP15 16g
L27 L28 L27 L28这两个时钟接口可以互换
G27 G28 E27 E28这两个时钟接口可以互换
R27 R28 N27 N28这两个时钟接口可以互换
L7 L8 L7 L8这两个时钟接口可以互换
G7 G8 E7 E8这两个时钟接口可以互换
VCC3V3
U16
SI53340-B-GM
任选两个通道，4个通道是等价的
U17
SI53340-B-GM
任选两个通道，4个通道是等价的
Title
<Title>
Size B
Document Number
<Doc>
Rev
<RevCode>
Date: Wednesday, October 15, 2025
Sheet 7 of 35



U1-31
VCCINT
xczu9eg-2ffvb1156
U1-33
VCCBRAM
xczu9eg-2ffvb1156
U1-34
PS_MGTRAVCC
xczu9eg-2ffvb1156
U1-36
PS_POWER
xczu9eg-2ffvb1156
U1-32
VCCINT_IO
xczu9eg-2ffvb1156
U1-35
PS_MGTRAVTT
xczu9eg-2ffvb1156
U1-30
VCCAUX_IO
xczu9eg-2ffvb1156
J52
LR41
R493 4.7K
D8 BAT54T1G
C614 10uF
U1-29
VCCAUX
xczu9eg-2ffvb1156
U1-26
MGTAVTT_L
xczu9eg-2ffvb1156
U1-25
MGTAVTT_R
xczu9eg-2ffvb1156
U1-24
MGTAVCC_L
xczu9eg-2ffvb1156
U1-23
MGTAVCC_R
xczu9eg-2ffvb1156
U1-28
MGTVCCAUX_L
xczu9eg-2ffvb1156
U1-27
MGTVCCAUX_R
xczu9eg-2ffvb1156
FOR VCCINT VCCINT_IO
C66 470uF
C68 100uF
C69 100uF
C70 100uF
C71 100uF
C72 100uF
C74 47uF
C75 10uF
FOR VCCBRAM
C86 47uF
C87 10uF
FOR VCCAUX VCCAUX_IO
C98 47uF
C99 10uF
FOR MGTVCCAUX
C138 4.7uF
C139 0.47uF
FOR MGTAVCC
C128 100uF
C129 10uF
C130 4.7uF
C131 0.47uF
C132 0.47uF
FOR MGTAVTT
C133 100uF
C134 10uF
C135 4.7uF
C136 0.47uF
C137 0.47uF
C3021 100uF
C3013 10uF
C3014 4.7uF
C3015 0.47uF
C3016 0.47uF
C3022 100uF
C3017 10uF
C3018 4.7uF
C3019 0.47uF
C3020 0.47uF
FOR VCC_PSINTLP
C76 100uF
C77 10uF
FOR VCC_PSINTFP
C78 100uF
C79 10uF
FOR VCC_PSINTFP_DDR
C80 100uF
C81 10uF
FOR PSPLL
C84 100uF
C85 10uF
FOR PSAUX
C82 100uF
C83 10uF
L7 BLM15PX121SN1D
C89 10uF
C90 0.47uF
L8 BLM15PX121SN1D
L9 BLM15PX121SN1D
C91 10uF
C92 0.47uF
FOR MGTRAVCC
C119 10uF
C121 0.47uF
C122 0.47uF
FOR MGTRAVTT
C124 10uF
C126 0.47uF
C127 0.47uF
Title
<Title>
Size B
Document Number
<Doc>
Rev
<RevCode>
Date: Wednesday, October 15, 2025
Sheet 8 of 35






| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 9 of 35 | |









# PS SODIMM DECOUPLING






| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 10 of 35 | |



VCC1V2
C171 4.7uF
C172 0.47uF
C173 0.47uF
C174 68nF
C175 68nF
C181 0.1uF
R84 1K
Layout: Place 0.1UF cap in via matrix at M1
R86 NC
PL_DDR4_REF
R88 1K
C193 0.1uF
C183 4.7uF
C184 0.47uF
C185 0.47uF
C186 68nF
C187 68nF
PL_DDR4_ZQA
R90 240R
VCC2V5
C196 4.7uF
C197 0.1uF
U7
MT40A1G16KD-062E:E
PL_DDR4_A0
PL_DDR4_A1
PL_DDR4_A2
PL_DDR4_A3
PL_DDR4_A4
PL_DDR4_A5
PL_DDR4_A6
PL_DDR4_A7
PL_DDR4_A8
PL_DDR4_A9
PL_DDR4_A10
PL_DDR4_A11
PL_DDR4_A12
PL_DDR4_A13
PL_DDR4_BA0
PL_DDR4_BA1
PL_DDR4_BG0
PL_DDR4_WE_B
PL_DDR4_RAS_B
PL_DDR4_CAS_B
PL_DDR4_CK0_T
PL_DDR4_CK0_C
PL_DDR4_CKE
PL_DDR4_ACT_B
R120 499R
PL_DDR4_ALERT_B
PL_DDR4_PARITY
PL_DDR4_RESET_B
PL_DDR4_ODT
PL_DDR4_CS_B
PL_DDR4_DQ0
PL_DDR4_DQ1
PL_DDR4_DQ2
PL_DDR4_DQ3
PL_DDR4_DQ4
PL_DDR4_DQ5
PL_DDR4_DQ6
PL_DDR4_DQ7
PL_DDR4_DQ8
PL_DDR4_DQ9
PL_DDR4_DQ10
PL_DDR4_DQ11
PL_DDR4_DQ12
PL_DDR4_DQ13
PL_DDR4_DQ14
PL_DDR4_DQ15
PL_DDR4_DQS0_T
PL_DDR4_DQS0_C
PL_DDR4_DQS1_T
PL_DDR4_DQS1_C
PL_DDR4_DM0_B
PL_DDR4_DM1_B
NC
R92 39.2R
R94 39.2R
R96 39.2R
R97 39.2R
R100 39.2R
R101 39.2R
R103 39.2R
R105 39.2R
R106 39.2R
R108 39.2R
R110 39.2R
R112 39.2R
R114 39.2R
R115 39.2R
R117 39.2R
R119 39.2R
R121 39.2R
PL_DDRVTT
R93 39.2R
R95 39.2R
R99 39.2R
R98 39.2R
C208 10nF
R102 36R
R104 36R
VCC1V2
R107 39.2R
R109 39.2R
R111 39.2R
R113 39.2R
R116 4.7K
R118 4.7K
VCC1V2
C176 4.7uF
C177 0.47uF
C178 0.47uF
C179 68nF
C180 68nF
C182 0.1uF
R85 1K
Layout: Place 0.1UF cap in via matrix at M1
R87 NC
PL_DDR4_REF
R89 1K
C194 0.1uF
C195 0.1uF
C188 4.7uF
C189 0.47uF
C190 0.47uF
C191 68nF
C192 68nF
PL_DDR4_ZQB
R91 240R
VCC2V5
C198 4.7uF
C199 0.1uF
U8
MT40A1G16KD-062E:E
PL_DDR4_A0
PL_DDR4_A1
PL_DDR4_A2
PL_DDR4_A3
PL_DDR4_A4
PL_DDR4_A5
PL_DDR4_A6
PL_DDR4_A7
PL_DDR4_A8
PL_DDR4_A9
PL_DDR4_A10
PL_DDR4_A11
PL_DDR4_A12
PL_DDR4_A13
PL_DDR4_BA0
PL_DDR4_BA1
PL_DDR4_BG0
PL_DDR4_WE_B
PL_DDR4_RAS_B
PL_DDR4_CAS_B
PL_DDR4_CK0_T
PL_DDR4_CK0_C
PL_DDR4_CKE
PL_DDR4_ACT_B
R675 499R
PL_DDR4_ALERT_B
PL_DDR4_PARITY
PL_DDR4_RESET_B
PL_DDR4_ODT
PL_DDR4_CS_B
PL_DDR4_DQ16
PL_DDR4_DQ17
PL_DDR4_DQ18
PL_DDR4_DQ19
PL_DDR4_DQ20
PL_DDR4_DQ21
PL_DDR4_DQ22
PL_DDR4_DQ23
PL_DDR4_DQ24
PL_DDR4_DQ25
PL_DDR4_DQ26
PL_DDR4_DQ27
PL_DDR4_DQ28
PL_DDR4_DQ29
PL_DDR4_DQ30
PL_DDR4_DQ31
PL_DDR4_DQS2_T
PL_DDR4_DQS2_C
PL_DDR4_DQS3_T
PL_DDR4_DQS3_C
PL_DDR4_DM2_B
PL_DDR4_DM3_B
NC
PL_DDRVTT
C200 4.7uF
C201 4.7uF
C202 4.7uF
C203 0.1uF
C204 0.1uF
C205 0.1uF
C206 0.1uF
C207 0.1uF
Title
<Title>
Size B
Document Number
<Doc>
Rev
<RevCode>
Date: Wednesday, October 15, 2025
Sheet 11 of 35


# eMMC













# QSPI FLASH








| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Friday, May 15, 2026 | Sheet 12 of 35 | |


# SD CARD





# M.2 SSD





# SATA





| | | | |
|---|---|---|---|
| Title | <Title> | | |
| Size B | Document Number <Doc> | | Rev <RevCode> |
| Date: Thursday, October 16, 2025 | Sheet 13 of 35 | | |





# CAN 0






# CAN 1





# RS485









| | | |
|---|---|---|
| Title <Title> | | |
| Size B | Document Number <Doc> | Rev <RevCod |
| Date: Wednesday, October 15, 2025 | Sheet 14 of 35 | |






| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Thursday, October 16, 2025 | Sheet 15 of 35 | |


# PS GigE PHY





















| RXD[3:1] | Operation Mode |
|---|---|
| 3'b000 | UTP <=> RGMII |
| 3'b001 | FIBER <=> RGMII |
| 3'b010 | UTP/FIBER <=> RGMII |
| 3'b011 | UTP <=> SGMII |
| 3'b100 | SGMII (PHY) <=> RGMII |
| 3'b101 | SGMII (MAC) <=> RGMII |
| 3'b110 | UTP <=> FIBER (AUTO) |
| 3'b111 | UTP <=> FIBER (FORCE) |


| CFG_LDO[1:0] | RGMII Voltage Selection |
|---|---|
| 2'b00 | External 3.3V |
| 2'b01 | Internal 2.5V |
| 2'b10 | Internal 1.8V |
| 2'b11 | Internal 1.8V |





| | | | |
|---|---|---|---|
| Title | PAGE24 PS Ethernet | | |
| Size B | Document Number <Doc> | | Rev R0B |
| Date: Wednesday, October 15, 2025 | | Sheet 16 of 35 | |


# PL GigE PHY










































A-->B





A<--B

| | | |
|---|---|---|
| Title | PAGE25 PL Ethernet | |
| Size B | Document Number <Doc> | Rev R0B |
| Date: Wednesday, October 15, 2025 | Sheet 17 of 35 | |





| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 18 of 35 | |


# zSFP × 2





| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 19 of 35 | |

# USB 3.0









| | | |
|---|---|---|
| Title <Title> | | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 20 of 35 | |






| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 21 of 35 | |



USB3.0 PORT1
USB3.0 PORT4
USB3.0 PORT3
USB3.0 PORT2
Layout时，4个PORT可以自由交换
TPD4E05U06
TPD2EUSB30
USB-303WSD-BRY
AIC1519N-0
Title
<Title>
Size B
Document Number
<Doc>
Rev
<RevCode>
Date: Wednesday, October 15, 2025
Sheet 22 of 35






PCA9548 8个通道可以自由调整













| | | | |
|---|---|---|---|
| Title | <Title> | | |
| Size B | Document Number <Doc> | | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 23 of 35 | | |





VDDIO is determined by the IO_VDD_SEL bit. It is selectable as VDDA or VDD

| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 24 of 35 | |



USB TO JTAG
J1
TYPE-C 14P CC-2.6
U99
TPD2EUSB30
U2
FT2232HL
X1 X322512MOB4SI
12M
USB_POWERED_VCCIO
USB_POWER
USB_JTAG_VCORE
VPHY
VPLL
L50
BLM15PX121SN1D
C253
4.7uF
C3
10uF
C1
4.7uF
R729 5.1K
R730 5.1K
R9 12K
R7 1K
C7
0.1uF
C8 20pF
C9 20pF
R19
1M
ZYNQ_JTAG_TCK
ZYNQ_JTAG_TDI
ZYNQ_JTAG_TDO
ZYNQ_JTAG_TMS
PL_UART_RX
PL_UART_TX
PS_UART_RX_C
PS_UART_TX_C
U105
TPS74801DRCR
C961
4.7uF
C962
4.7uF
C963
1nF
R342
3.6K
C398
4.7uF
R343
1.15K
这个指示灯放在TYPE-C附近，插上TYPE-C之后开始亮
R716 4.7K
DS32
LED_GREEN
C254
C255
C256
C16
C17
L3
BLM15PX121SN1D
C12
C13
C14
C15
C20
C21
L4
BLM15PX121SN1D
U3
93LC56BT-I/OT
C10
0.1uF
R23
R24
R25
10K
R29 2K
U86
TXB0102DCU
C785
C786
R602
R603
NC
R601 10K
U98
C788
C789
R35
R36
R599 10K
U20
TXS0102DCUR
C257
C258
R155 10K
MIO38_PS_UART_RX
MIO39_PS_UART_TX
JTAG Connector
J2
JTAG_CON10
C787
0.1uF
Title
<Title>
Size B
Document Number
<Doc>
Rev
<RevCode>
Date: Wednesday, October 15, 2025
Sheet 25 of 35





| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 26 of 35 | |





| | | |
|---|---|---|
| Title: <Title> | | |
| Size: B | Document Number: <Doc> | Rev: <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 27 of 35 | |





| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 28 of 35 | |





| | | |
|---|---|---|
| Title | <Title> | |
| Size B | Document Number <Doc> | Rev <RevCode> |
| Date: Wednesday, October 15, 2025 | Sheet 29 of 35 | |




| | |
|---|---|
| Title | <Title> |
| Size B | Document Number <Doc> |
| Rev | <RevCode> |
| Date: | Wednesday, October 15, 2025 |
| Sheet | 30 of 35 |




| | |
|---|---|
| Title | <Title> |
| Size B | Document Number <Doc> |
| Rev | <RevCod |
| Date: Wednesday, October 15, 2025 | Sheet 31 of 35 |




| | |
|---|---|
| Title | <Title> |
| Size B | Document Number <Doc> |
| Rev | <RevCod |
| Date: | Wednesday, October 15, 2025 |
| Sheet | 32 of 35 |