ahb_sramc_seqlib.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests/seqlib) - GVIM2

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
1  class ahb_sramc_seq01 extends ahb_base_seq #(ahb_seq_item);
2
3    `uvm_object_utils(ahb_sramc_seq01)
4
5    function new(string name = "ahb_sramc_seq01");
6      super.new(name);
7    endfunction
8    extern task body();
9  endclass : ahb_sramc_seq01
10
11 task  ahb_sramc_seq01::body();
12   ahb_seq_item#(32,32)  rd_req[$];
13   ahb_seq_item#(32,32)  temp_tr;
14
15   for(int i; i<100; i++) begin
16     req = ahb_seq_item#(32,32)::type_id::create($psprintf("req%0d", i));
17     start_item(req);
18     if ( !req.randomize() with {req.trans == NONSEQ;
19                                 req.burst == INCR4;
20                                 req.size  == BEAT_BYTE4;
21                                 req.op    == WRITE;} )
22       `uvm_error(get_type_name(), "Failed to randomize transaction")
23
24     $cast(temp_tr, req.clone());
25     temp_tr.op = READ;
26     rd_req.push_back(temp_tr);
27     finish_item(req);
28   end
29
30
31
```

本课程重点：

1. 测试点分析： AHB时序; IDLE BUSY; Burst类型; HSIZEE; Lowpower
2. 给定向激励： 0101； 1010； 1111； 0000，防止出现粘连现象
3. 本课时主要进行testcase的编写

16,60 Top

verwcj@VM01:~/kelle... | uvm_tb | ahb_trans_generator.s... | ahb_sramc_seqlib.sv (... | [ahb_seq.sv (~/keller_...

ahb_sramc_seqlib.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests/seqlib) - GVIM2

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
13   ahb_seq_item#(32,32)  temp_tr;
14
15   for(int i; i<100; i++) begin
16     req = ahb_seq_item#(32,32)::type_id::create($psprintf("req%0d", i));
17     start_item(req);
18     if ( !req.randomize() with {req.trans == NONSEQ;
19                                 req.burst == INCR4;
20                                 req.size  == BEAT_BYTE4;
21                                 req.op    == WRITE;} )
22       `uvm_error(get_type_name(), "Failed to randomize transaction")
23
24     $cast(temp_tr, req.clone());
25     temp_tr.op = READ;
26     rd_req.push_back(temp_tr);
27     finish_item(req);
28   end
29
30   foreach(rd_req[i]) begin
31     temp_tr = rd_req[i];
32     start_item(temp_tr);
33     finish_item(temp_tr);
34   end
35
36
37
38 endtask
~
~
~
~
~
"seqlib/ahb_sramc_seqlib.sv" 38L, 994C written
```

33,24 Bot

www.coreshinelearning.com userhd7y06

verwcj@VM01:~/kelle... | uvm_tb | ahb_trans_generator.s... | ahb_sramc_seqlib.sv (... | [ahb_seq.sv (~/keller_...

ahb_sramc_seqlib.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests/seqlib) - GVIM2

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
 7   endfunction
 8   extern task body();
 9 endclass : ahb_sramc_seq01
10
11 task  ahb_sramc_seq01::body();
12   ahb_seq_item#(32,32)  rd_req[$];
13   ahb_seq_item#(32,32)  temp_tr;
14
15   for(int i; i<100; i++) begin
16     req = ahb_seq_item#(32,32)::type_id::create($psprintf("req%0d", i));
17     start_item(req);
18     if ( !req.randomize() with {req.trans == NONSEQ;
19                                 req.burst == INCR4;
20                                 req.size  == BEAT_BYTE4;
21                                 req.op    == WRITE;} )
22       `uvm_error(get_type_name(), "Failed to randomize transaction")
23
24     $cast(temp_tr, req.clone());
25     temp_tr.op = READ;
26     rd_req.push_back(temp_tr);
27     finish_item(req);
28   end
29
30   foreach(rd_req[i]) begin
31     temp_tr = rd_req[i];
32     start_item(temp_tr);
33     finish_item(temp_tr);
34   end
35   `uvm_info(get_full_name(), "Default seq completed.", UVM_HIGH)
36 endtask
~
```

www.coreshinelearning.com usernd7y06

31,1 Bot

verwcj@VM01:~/kelle... | uvm_tb | ahb_trans_generator.s... | ahb_sramc_seqlib.sv (... | [ahb_seq.sv (~/keller_...

ahb_sramc_uvmtb_test_pkg.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM4

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
11 //
12 // Version  : v1
13 //=============================================================================
14 // Description:
15 //
16 // Test package for ahb_sramc_uvmtb
17 //
18 //=============================================================================
19
20 `ifndef AHB_SRAMC_UVMTB_TEST_PKG_SV
21 `define AHB_SRAMC_UVMTB_TEST_PKG_SV
22
23 package ahb_sramc_uvmtb_test_pkg;
24
25   `include "uvm_macros.svh"
26
27   import uvm_pkg::*;
28
29   import ahb_pkg::*;
30   import ahb_sramc_uvmtb_env_pkg::*;
31
32   `include "ahb_sramc_uvmtb_test_base.sv"
33
34   `include "seqlib/ahb_sramc_seqlib.sv"
35   `include "ahb_sramc_uvmtb_demo_test.sv"
36   `include "ahb_sramc_uvmtb_demo_test01.sv"
37
38 endpackage : ahb_sramc_uvmtb_test_pkg
39
40 `endif // AHB_SRAMC_UVMTB_TEST_PKG_SV
41
```

"ahb_sramc_uvmtb_test_pkg.sv" 41L, 1054C written

36,39 Bot

0:30:12 / 2:01:16 护眼: 关 x2倍速 高清

ahb_sramc_uvmtb_demo_test01.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM5

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
28   extern task          main_phase(uvm_phase phase);
29
30 endclass : ahb_sramc_uvmtb_demo_test01
31
32 function ahb_sramc_uvmtb_demo_test01::new(string name, uvm_component parent=null);
33   super.new(name, parent);
34 endfunction : new
35
36 task ahb_sramc_uvmtb_demo_test01::main_phase(uvm_phase phase);
37   ahb_sramc_seq01 m_seq;
38   `uvm_info(get_full_name(), "Demo Testcase main phase starting ...", UVM_LOW)
39   phase.raise_objection(this);
40   m_seq = ahb_seq::type_id::create("m_seq");
41   m_seq.start(m_env.m_ahb_agent.m_sequencer);
42   #10000;
43   phase.drop_objection(this);
44 endtask : main_phase
45
46 `endif // AHB_SRAMC_UVMTB_DEMO_TEST01_SV
47
~
~
~
~
~
~
~
~
~
~
~
~
:w
```

..sv

0:31:13 / 2:01:16 护眼:关 x2倍速 高清


ahb_sramc_uvmtb_scb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/env) - GVIM7

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
476                         mismatch_counter++;
477                         cov_trans = new temp_trans;
478                         cov_trans.haddr = {temp_trans.beats_addr[i][31:2],2'b11};
479                         cov_trans.beat_hxdata = temp_trans.hxdata[i];
480                         ahb_sramc_cg.sample();
481                       end
482                     end
483           endcase
484         end
485       end
486     end
487 endfunction
488
489
490 function void ahb_sramc_uvmtb_scb::report_phase(uvm_phase phase);
491   `uvm_info(get_full_name(), $sformatf("SCB Report: match_counter=%0d, mismatch_counter=%0d.", match_counter, mismatch_counter), UVM_NONE)
492   if(mismatch_counter !=0) begin
493     $display("==========================");
494     $display("*********Testcase FAIL**********");
495     $display("==========================");
496   end else begin
497     $display("==========================");
498     $display("*********Testcase PASS**********");
499     $display("==========================");
500   end
501 endfunction
502
503
504
505
506
```

492,7 97%

0:34:35 / 2:01:16 护眼 关 x2倍速 高清


ahb_sramc_seqlib.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests/seqlib) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
30 foreach(rd_req[i]) begin
31 temp_tr = rd_req[i];
32 start_item(temp_tr);
33 finish_item(temp_tr);
34 end
35 `uvm_info(get_full_name(), "Default seq completed.", UVM_HIGH)
36 endtask
37
38
39
40
41
42
43 class ahb_sramc_full_addr_space_AA_55_data_seq extends ahb_base_seq #(ahb_seq_item);
44
45 `uvm_object_utils(ahb_sramc_seq01)
46
47 function new(string name = "ahb_sramc_seq01");
48 super.new(name);
49 endfunction
50 extern task body();
51 endclass : ahb_sramc_seq01
52
53 task ahb_sramc_seq01::body();
54 ahb_seq_item#(32,32) rd_req[$];
55 ahb_seq_item#(32,32) temp_tr;
56
57 for(int i; i<100; i++) begin
58 req = ahb_seq_item#(32,32)::type_id::create($psprintf("req%0d", i));
59 start_item(req);
60 if (!req.randomize() with {req.trans == NONSEQ;
43,46 54%
0:37:25 / 2:01:16
护眼: 关
x2倍速
高清

ahb_sramc_seqlib.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests/seqlib) - GVIM1

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
1  class ahb_sramc_seq01 extends ahb_base_seq;
2
3    `uvm_object_utils(ahb_sramc_seq01)
4
5    function new(string name = "ahb_sramc_seq01");
6      super.new(name);
7    endfunction
8    extern task body();
9  endclass : ahb_sramc_seq01
10
11 task  ahb_sramc_seq01::body();
12   ahb_seq_item#(32,32)  rd_req[$];
13   ahb_seq_item#(32,32)  temp_tr;
14
15   for(int i; i<100; i++) begin
16     req = ahb_seq_item#(32,32)::type_id::create($psprintf("req%0d", i));
17     start_item(req);
18     if ( !req.randomize() with {req.trans == NONSEQ;
19                                 req.burst == INCR4;
20                                 req.size  == BEAT_BYTE4;
21                                 req.op    == WRITE;} )
22       `uvm_error(get_type_name(), "Failed to randomize transaction")
23
24     $cast(temp_tr, req.clone());
25     temp_tr.op = READ;
26     rd_req.push_back(temp_tr);
27     finish_item(req);
28   end
29
30   foreach(rd_req[i]) begin
31     temp_tr = rd_req[i];
```

1,43 Top

verwcj@VM01:~/kelle... | uvm_tb | ahb_seq.sv (~/keller_... | [ahb_sramc_uvmtb_te... | ahb_sramc_seqlib.sv ...

ahb_sramc_seqlib.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests/seqlib) - GVIM1

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
35   `uvm_info(get_full_name(), "Default seq completed.", UVM_HIGH)
36 endtask
37
38
39 class ahb_sramc_full_addr_space_AA_55_data_seq extends ahb_base_seq;
40
41   `uvm_object_utils(ahb_sramc_full_addr_space_AA_55_data_seq)
42
43   function new(string name = "ahb_sramc_full_addr_space_AA_55_data_seq");
44     super.new(name);
45   endfunction
46   extern task body();
47 endclass : ahb_sramc_full_addr_space_AA_55_data_seq
48
49 task  ahb_sramc_full_addr_space_AA_55_data_seq::body();
50   ahb_seq_item#(32,32)  rd_req[$];
51   ahb_seq_item#(32,32)  temp_tr;
52
53   for(int i; i<100; i++) begin
54     req = ahb_seq_item#(32,32)::type_id::create($psprintf("req%0d", i));
55     start_item(req);
56     if ( !req.randomize() with {req.trans == NONSEQ;
57                                 req.burst == INCR4;
58                                 req.size  == BEAT_BYTE4;
59                                 req.op    == WRITE;} )
60       `uvm_error(get_type_name(), "Failed to randomize transaction")
61
62     $cast(temp_tr, req.clone());
63     temp_tr.op = READ;
64     rd_req.push_back(temp_tr);
65     finish_item(req);
/\<ahb_sramc_full_addr_space_AA_55_data_seq\>
```

www.coreshinelearning.com userhd7y06

41,21 79%

36, mismat

ahb_sramc_seqlib.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests/seqlib) - GVIM1

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
39
40 class ahb_sramc_full_addr_space_AA_55_data_seq extends ahb_base_seq;
41
42   `uvm_object_utils(ahb_sramc_full_addr_space_AA_55_data_seq)
43
44   function new(string name = "ahb_sramc_full_addr_space_AA_55_data_seq");
45     super.new(name);
46   endfunction
47   extern task body();
48 endclass : ahb_sramc_full_addr_space_AA_55_data_seq
49
50 task  ahb_sramc_full_addr_space_AA_55_data_seq::body();
51   ahb_seq_item#(32,32)  rd_req[$];
52   ahb_seq_item#(32,32)  temp_tr;
53
54   `uvm_info(get_full_name(), "Default seq starting ...", UVM_HIGH)
55   for(int i=0; i<2**16; i=i+64) begin//INCR16, hsize=32bit, each burst 16*4=64B
56     req = ahb_seq_item#(32,32)::type_id::create($psprintf("req%0d", i));
57     start_item(req);
58     if ( !req.randomize() with {req.trans == NONSEQ;
59                                 req.burst == INCR16;
60                                 req.size  == BEAT_BYTE4;
61                                 req.op    == WRITE;
62                                 req.haddr == i;} )
63       `uvm_error(get_type_name(), "Failed to randomize transaction")
64       foreach
65
66
67   end
68
69
```

-- INSERT -- 64,14 95%

verwcj@VM01:~/kelle... | teaching_sim | ahb_seq.sv (~/keller_... | [ahb_sramc_uvmtb_te... | ahb_sramc_seqlib.sv ...

ahb_sramc_seqlib.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests/seqlib) - GVIM1

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
39
40 class ahb_sramc_full_addr_space_AA_55_data_seq extends ahb_base_seq;
41
42   `uvm_object_utils(ahb_sramc_full_addr_space_AA_55_data_seq)
43
44   function new(string name = "ahb_sramc_full_addr_space_AA_55_data_seq");
45     super.new(name);
46   endfunction
47   extern task body();
48 endclass : ahb_sramc_full_addr_space_AA_55_data_seq
49
50 task  ahb_sramc_full_addr_space_AA_55_data_seq::body();
51   ahb_seq_item#(32,32)  rd_req[$];
52   ahb_seq_item#(32,32)  temp_tr;
53
54   `uvm_info(get_full_name(), "Default seq starting ...", UVM_HIGH)
55   for(int i=0; i<2**16; i=i+64) begin//INCR16, hsize=32bit, each burst 16*4=64B
56     req = ahb_seq_item#(32,32)::type_id::create($psprintf("req%0d", i));
57     start_item(req);
58     if ( !req.randomize() with {req.trans == NONSEQ;
59                                 req.burst == INCR16;
60                                 req.size  == BEAT_BYTE4;
61                                 req.op    == WRITE;
62                                 req.haddr == i;} )
63       `uvm_error(get_type_name(), "Failed to randomize transaction")
64       foreach(req.hxdata[i]) begin
65         req.hxdata[i] = 32'haaaa_aaaa;
66       end
67     finish_item(req);
68   end
69
```

"seqlib/ahb_sramc_seqlib.sv" 72L, 2319C written

68,3 92%

verwcj@VM01:~/kelle... | teaching_sim | ahb_seq.sv (~/keller_... | ahb_sramc_uvmtb_tes... | ahb_sramc_seqlib.sv (... | ahb_seq_item.sv (~/ke...

ahb_sramc_seqlib.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests/seqlib) - GVIM1

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
49
50 task  ahb_sramc_full_addr_space_AA_55_data_seq::body();
51   ahb_seq_item#(32,32)  rd_req[$];
52   ahb_seq_item#(32,32)  temp_tr;
53
54   `uvm_info(get_full_name(), "Default seq starting ...", UVM_HIGH)
55   for(int i=0; i<2**16; i=i+64) begin//INCR16, hsize=32bit, each burst 16*4=64B
56     req = ahb_seq_item#(32,32)::type_id::create($psprintf("req_wr_%0d", i));
57     start_item(req);
58     if ( !req.randomize() with {req.trans == NONSEQ;
59                                 req.burst == INCR16;
60                                 req.size  == BEAT_BYTE4;
61                                 req.op    == WRITE;
62                                 req.haddr == i;} )
63       `uvm_error(get_type_name(), "Failed to randomize transaction")
64     foreach(req.hxdata[i]) begin
65       req.hxdata[i] = 32'haaaa_aaaa;
66     end
67     finish_item(req);
68   end
69   for(int i=0; i<2**16; i=i+64) begin//INCR16, hsize=32bit, each burst 16*4=64B
70     req = ahb_seq_item#(32,32)::type_id::create($psprintf("req_wr_%0d", i));
71     start_item(req);
72     if ( !req.randomize() with {req.trans == NONSEQ;
73                                 req.burst == INCR16;
74                                 req.size  == BEAT_BYTE4;
75                                 req.op    == READ;
76                                 req.haddr == i;} )
77       `uvm_error(get_type_name(), "Failed to randomize transaction")
78     finish_item(req);
79   end
"1" [New] 82L, 2859C written
```

64,5 94%

File Edit View Search Terminal Tabs Help

teaching_sim | uvm_tb | svtb | uvm source

```
ahb_sramc_uvmtb_env_pkg.sv     ahb_sramc_uvmtb_refm.sv        reg_model/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $g ../env/ahb_sramc_uvmtb_scb.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $ll
total 28
-rw-rw-r-- 1 verwcj verwcj 2598 Jul 23 17:09 ahb_sramc_uvmtb_test_base.sv
-rw-rw-r-- 1 verwcj verwcj 1480 Jul 27 21:37 '
-rw-rw-r-- 1 verwcj verwcj 1490 Jul 27 21:41 ahb_sramc_uvmtb_demo_test.sv
drwxr-xr-x 2 verwcj verwcj 4096 Jul 30 14:01 seqlib
-rw-rw-r-- 1 verwcj verwcj 1054 Jul 30 14:16 ahb_sramc_uvmtb_test_pkg.sv
-rw-rw-r-- 1 verwcj verwcj 1524 Jul 30 14:18 ahb_sramc_uvmtb_demo_test01.sv
-rw-rw-r-- 1 verwcj verwcj 2859 Jul 30 14:36 1
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $rm -rf 1
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $ll
total 24
-rw-rw-r-- 1 verwcj verwcj 2598 Jul 23 17:09 ahb_sramc_uvmtb_test_base.sv
-rw-rw-r-- 1 verwcj verwcj 1480 Jul 27 21:37 '
-rw-rw-r-- 1 verwcj verwcj 1490 Jul 27 21:41 ahb_sramc_uvmtb_demo_test.sv
drwxr-xr-x 2 verwcj verwcj 4096 Jul 30 14:01 seqlib
-rw-rw-r-- 1 verwcj verwcj 1054 Jul 30 14:16 ahb_sramc_uvmtb_test_pkg.sv
-rw-rw-r-- 1 verwcj verwcj 1524 Jul 30 14:18 ahb_sramc_uvmtb_demo_test01.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $cp -rf ahb_sramc_uvmtb_demo_test.sv ahb_sramc_full_addr_space_AA_55_data
_test.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests> $g
```

www.coreshinelearning.com userhd7y06

ahb_sramc_full_addr_space_AA_55_data_test.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM2

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
10 //            Dept    : RD
11 //
12 // Version  : v1
13 //=============================================================================
14 // Description:
15 //
16 // Test class for ahb_sramc_uvmtb (included in package ahb_sramc_uvmtb_test_pkg)
17 //
18 //=============================================================================
19
20 `ifndef AHB_SRAMC_UVMTB_DEMO_TEST_SV
21 `define AHB_SRAMC_UVMTB_DEMO_TEST_SV
22
23 class ahb_sramc_full_addr_space_AA_55_data_test extends ahb_sramc_uvmtb_test_base;
24
25   `uvm_component_utils(ahb_sramc_uvmtb_demo_test)
26
27   extern function new(string name, uvm_component parent=null);
28   extern task          main_phase(uvm_phase phase);
29
30 endclass : ahb_sramc_uvmtb_demo_test
31
32 function ahb_sramc_uvmtb_demo_test::new(string name, uvm_component parent=null);
33   super.new(name, parent);
34 endfunction : new
35
36 task ahb_sramc_uvmtb_demo_test::main_phase(uvm_phase phase);
37   ahb_sramc_full_addr_space_AA_55_data_seq m_seq;
38   `uvm_info(get_full_name(), "Demo Testcase main phase starting ...", UVM_LOW)
39   phase.raise_objection(this);
40   m_seq = ahb_sramc_full_addr_space_AA_55_data_seq::type_id::create("m_seq");
/\<ahb_sramc_uvmtb_demo_test\>
-- VISUAL --                                                    25,48         56%
```

A_55_data

ahb_sramc_full_addr_space_AA_55_data_test.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM2

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
10 //            Dept   : RD
11 //
12 // Version  : v1
13 //========================================================================
14 // Description:
15 //
16 // Test class for ahb_sramc_uvmtb (included in package ahb_sramc_uvmtb_test_pkg)
17 //
18 //========================================================================
19
20 `ifndef AHB_SRAMC_UVMTB_DEMO_TEST_SV
21 `define AHB_SRAMC_UVMTB_DEMO_TEST_SV
22
23 class ahb_sramc_full_addr_space_AA_55_data_test extends ahb_sramc_uvmtb_test_base;
24
25   `uvm_component_utils(ahb_sramc_full_addr_space_AA_55_data_test)
26
27   extern function new(string name, uvm_component parent=null);
28   extern task          main_phase(uvm_phase phase);
29
30 endclass : ahb_sramc_full_addr_space_AA_55_data_test
31
32 function ahb_sramc_full_addr_space_AA_55_data_test::new(string name, uvm_component parent=null);
33   super.new(name, parent);
34 endfunction : new
35
36 task ahb_sramc_full_addr_space_AA_55_data_test :main_phase(uvm_phase phase);
37   ahb_sramc_full_addr_space_AA_55_data_seq m_seq;
38   `uvm_info(get_full_name(), "Demo Testcase main phase starting ...", UVM_LOW)
39   phase.raise_objection(this);
40   m_seq = ahb_sramc_full_addr_space_AA_55_data_seq::type_id::create("m_seq");
```

36,47 56%

www.coreshinelearning.com userid7

0:52:12 / 2:01:16 护眼: 关 x2倍速 高清

ahb_sramc_full_addr_space_AA_55_data_test.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM2

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
22
23 class ahb_sramc_full_addr_space_AA_55_data_test extends ahb_sramc_uvmtb_test_base;
24
25   `uvm_component_utils(ahb_sramc_full_addr_space_AA_55_data_test)
26
27   extern function new(string name, uvm_component parent=null);
28   extern task          main_phase(uvm_phase phase);
29
30 endclass : ahb_sramc_full_addr_space_AA_55_data_test
31
32 function ahb_sramc_full_addr_space_AA_55_data_test::new(string name, uvm_component parent=null);
33   super.new(name, parent);
34 endfunction : new
35
36 task ahb_sramc_full_addr_space_AA_55_data_test::main_phase(uvm_phase phase);
37   ahb_sramc_full_addr_space_AA_55_data_seq m_seq;
38   `uvm_info(get_full_name(), "Demo Testcase main phase starting ...", UVM_LOW)
39   phase.raise_objection(this);
40   m_seq = ahb_sramc_full_addr_space_AA_55_data_seq::type_id::create("m_seq");
41   m_seq.start(m_env.m_ahb_agent.m_sequencer);
42   #10000;
43   phase.drop_objection(this);
44 endtask : main_phase
45
46 `endif // ahb_sramc_uvmtb_demo_test_SV
47
~
~
~
~
~
```

"ahb_sramc_full_addr_space_AA_55_data_test.sv" 47L, 1636C written

25,24 Bot

A_55_data

ahb_sramc_uvmtb_test_pkg.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM4

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
11 //
12 // Version  : v1
13 //=============================================================================
14 // Description:
15 //
16 // Test package for ahb_sramc_uvmtb
17 //
18 //=============================================================================
19
20 `ifndef AHB_SRAMC_UVMTB_TEST_PKG_SV
21 `define AHB_SRAMC_UVMTB_TEST_PKG_SV
22
23 package ahb_sramc_uvmtb_test_pkg;
24
25   `include "uvm_macros.svh"
26
27   import uvm_pkg::*;
28
29   import ahb_pkg::*;
30   import ahb_sramc_uvmtb_env_pkg::*;
31
32   `include "ahb_sramc_uvmtb_test_base.sv"
33
34   `include "seqlib/ahb_sramc_seqlib.sv"
35   `include "ahb_sramc_uvmtb_demo_test.sv"
36   `include "ahb_sramc_uvmtb_demo_test01.sv"
37   `include "ahb_sramc_full_addr_space_AA_55_data_test.sv"
38
39 endpackage : ahb_sramc_uvmtb_test_pkg
40
41 `endif // AHB_SRAMC_UVMTB_TEST_PKG_SV
"ahb_sramc_uvmtb_test_pkg.sv" 42L, 1112C written
                                                          38,0-1        90%
```

www.coreshinelearning.com.usehttp://...

tered with

0:53:30 / 2:01:16 护眼: 关 x2倍速 高清

ahb_sramc_full_addr_space_AA_55_data_test.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM2

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
16 // Test class for ahb_sramc_uvmtb (included in package ahb_sramc_uvmtb_test_pkg)
17 //
18 //======================================================================
19
20 `ifndef AHB_SRAMC_FULL_ADDR_SPACE_AA_55_DATA_TEST_SV
21 `define AHB_SRAMC_FULL_ADDR_SPACE_AA_55_DATA_TEST_SV
22
23 class ahb_sramc_full_addr_space_AA_55_data_test extends ahb_sramc_uvmtb_test_base;
24
25   `uvm_component_utils(ahb_sramc_full_addr_space_AA_55_data_test)
26
27   extern function new(string name, uvm_component parent=null);
28   extern task          main_phase(uvm_phase phase);
29
30 endclass : ahb_sramc_full_addr_space_AA_55_data_test
31
32 function ahb_sramc_full_addr_space_AA_55_data_test::new(string name, uvm_component parent=null);
33   super.new(name, parent);
34 endfunction : new
35
36 task ahb_sramc_full_addr_space_AA_55_data_test::main_phase(uvm_phase phase);
37   ahb_sramc_full_addr_space_AA_55_data_seq m_seq;
38   `uvm_info(get_full_name(), "Demo Testcase main phase starting ...", UVM_LOW)
39   phase.raise_objection(this);
40   m_seq = ahb_sramc_full_addr_space_AA_55_data_seq::type_id::create("m_seq");
41   m_seq.start(m_env.m_ahb_agent.m_sequencer);
42   #10000;
43   phase.drop_objection(this);
44 endtask : main_phase
45
46 `m_seq = ahb_sramc_full_addr_space_AA_55_data_seq::type_id::create("m_seq");
```

13,15 56%

verwcj@VM01:~/kelle... | teaching_sim | ahb_seq.sv (~/keller_... | ahb_sramc_uvmtb_tes... | ahb_sramc_seqlib.sv ... | ahb_sramc_full_addr_...

ahb_sramc_full_addr_space_AA_55_data_test.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tests) - GVIM2

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
28   extern task          main_phase(uvm_phase phase);
29
30 endclass : ahb_sramc_full_addr_space_AA_55_data_test
31
32 function ahb_sramc_full_addr_space_AA_55_data_test::new(string name, uvm_component parent=null);
33   super.new(name, parent);
34 endfunction : new
35
36 task ahb_sramc_full_addr_space_AA_55_data_test::main_phase(uvm_phase phase);
37   ahb_sramc_full_addr_space_AA_55_data_seq m_seq;
38   `uvm_info(get_full_name(), "Demo Testcase main phase starting ...", UVM_LOW)
39   phase.raise_objection(this);
40   m_seq = ahb_sramc_full_addr_space_AA_55_data_seq::type_id::create("m_seq");
41   m_seq.start(m_env.m_ahb_agent.m_sequencer);
42   #10000;
43   phase.drop_objection(this);
44 endtask : main_phase
45
46 `endif // AHB_SRAMC_FULL_ADDR_SPACE_AA_55_DATA_TEST_SV
47
~
~
~
~
~
~
~
~
~
~
~
~
"ahb_sramc_full_addr_space_AA_55_data_test.sv" 47L, 1700C written
                                                                    46,11         Bot
```

tered with

0:55:18 / 2:01:16 护眼: 关 x2倍速 高清

ahb_driver.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM6

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
131     temp_trans.resp[0] = ahb_rsp_type_e'(vif.ahb_master_cb.HRESP);
132     data_phase_sem.put(1);
133
134     `uvm_info(get_full_name(), $sformatf("ahb_master_driver dirver one ahb_seq_item: \n%s", temp_trans.sprint()), UVM_HIGH)
135     finished_split_ahb_beats.push_back(temp_trans);
136   end
137 endtask
138
139
140 task  ahb_driver::get_req();
141   ahb_seq_item #(32,32)  temp_trans;
142   forever begin
143     while(1) begin
144       if(pending_split_ahb_trans.size() < 2) begin
145         break;
146       end else begin
147         @(vif.ahb_master_cb);
148       end
149     end
150     seq_item_port.get_next_item(temp_trans);
151     `uvm_info(get_full_name(), $sformatf("AHB master driver get one ahb trans: \n%s", temp_trans.sprint()), UVM_HIGH)
152     pending_trans.push_back(temp_trans);
153     seq_item_port.item_done();
154   end
155 endtask
156
157 task  ahb_driver::split_ahb_trans();
158   ahb_seq_item #(32,32)  temp_trans01;
159   ahb_seq_item #(32,32)  temp_trans02;
160   forever begin
161     if(pending_trans.size() > 0) begin
```

"../agent/ahb/ahb_driver.sv" 324L, 11562C written

-- VISUAL -- 142,1 44%

verwcj@VM01:~/kel... | uvm_tb | ahb_seq.sv (~/keller... | ahb_sramc_uvmtb_t... | ahb_sramc_seqlib.s... | ahb_sramc_full_add... | ahb_sramc_full_add... | ahb_driver.sv (~/kell... | [ahb_sramc_uvmtb_...

ahb_driver.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM6

File Edit Tools Syntax Buffers Window UVM Verilog Help

```
137   endtask
138
139
140   task  ahb_driver::get_req();
141     ahb_seq_item #(32,32)  temp_trans;
142     forever begin
143       while(1) begin
144         if(pending_split_ahb_trans.size() < 2) begin
145           break;
146         end else begin
147           @(vif.ahb_master_cb);
148         end
149       end
150       seq_item_port.get_next_item(temp_trans);
151       `uvm_info(get_full_name(), $sformatf("AHB master driver get one ahb trans: \n%s", temp_trans.sprint()), UVM_HIGH)
152       pending_trans.push_back(temp_trans);
153       seq_item_port.item_done();
154       @(vif.ahb_master_cb);
155     end
156   endtask
157
158   task  ahb_driver::split_ahb_trans();
159     ahb_seq_item #(32,32)  temp_trans01;
160     ahb_seq_item #(32,32)  temp_trans02;
161     forever begin
162       if(pending_trans.size() > 0) begin
163         temp_trans01 = pending_trans.pop_front();
164         if(temp_trans01.trans == IDLE) begin
165           temp_trans01.beat_hxdata = temp_trans01.hxdata[0];
166           pending_split_ahb_trans.push_back(temp_trans01);
@
```

www.coreshinelearning.com userhd7y06

"../agent/ahb/ahb_driver.sv" 325L, 11590C written

154,6 46%

mismatch

verwcj@VM01:~/kelle... | teaching_sim | ahb_seq.sv (~/keller_... | ahb_sramc_uvmtb_tes... | ahb_sramc_seqlib.sv ... | ahb_sramc_full_addr_... | ahb_driver.sv (~/kelle... | [ahb_sramc_uvmtb_sc...