
课程重点：
1. 为啥要做regression，为啥要跑多个case
2. Verdi看Cov分析
3. 改写Makefile

如何建立regression?

- 需要多个testcase
- 使用脚本运行regression
- 一般每天运行一次，或者有RTL修改之后，运行一次



www.coreshinelearning.com userid7y06

0:08:13 / 1:25:18 护眼: 关 x1.5倍速 高清

如何统计和分析RTL代码覆盖率？

E课网 eecourse.com

```
19 COV =-cm line+cond+fsm+tgl -cm_dir ./logs/COV
20 COV +=  -cm_hier exclude_bist.fl


23 regr:
24   make comp
25   make run TEST=sramc_test_addr_100  N=0
26   make run TEST=sramc_test_rand_hsize HSIZE_W=0 HSIZE_R=0 N=1
27   make run TEST=sramc_test_rand_hsize HSIZE_W=1 HSIZE_R=1 N=2
28   make run TEST=sramc_test_rand_hsize HSIZE_W=2 HSIZE_R=2 N=3
29   make run TEST=sramc_test_rand_hsize HSIZE_W=1 HSIZE_R=2 N=4
30   make run TEST=sramc_test_rand_hsize HSIZE_W=2 HSIZE_R=1 N=5
31   make run TEST=sramc_test_rand_hsize DATA_CON=1 N=6
32   make run TEST=sramc_test_rand_hsize DATA_CON=2 N=7
33   make run TEST=sramc_test_rand_hsize DATA_CON=3 N=8
34   make run TEST=sramc_test_rand_hsize DATA_CON=4 N=9
35   make run TEST=sramc_test_bist                      N=10
36   make run TEST=sramc_test_bist_fail                 N=11
37   make run TEST=sramc_test_rand_addr                 N=12
```

www.coreshinelearning.com userhdTy06

0:08:21 / 1:25:18 护眼: 关 x1.5倍速 高清

如何验证一个32位加法器？覆盖率驱动（简单了解）

E课网 eecourse.com

随机种子

覆盖率统计

```
1  # Makefile for simulate the adder32.v
2  # Question 1. how to generate the random number?
3  # Solution 1. random seed generation
4  SEED = $(shell date +%s)
5
6  CYCLE_NUM = 200
7  # variable definition
8  DUT = ../../../design/verilog/adder32.v
9  #TB  =./adder32_tb.v ./timescale.v
10 TB  = ./adder32_tb_random.v
11 # -------- run the simualtion throught the common methods -------
12 run: compile simulate
13 compile:
14   vcs -timescale=1/1 -debug_all $(DUT) $(TB) -l com_$(SEED).log
15 simulate:
16   ./simv +plusargs_save +seed=$(SEED) +cycle_num=$(CYCLE_NUM) -l sim_$(SEED).log
17 # -------- coverage driven strategy-----------------------------
18 run_cov: compile_coverage simulate_coverage
19 compile_coverage:
20   vcs -debug_all -cm line+cond+fsm+tgl+branch -lca $(DUT) $(TB) -l com_$(SEED).log
21 simulate_coverage:
22   ./simv +plusargs_save +seed=$(SEED) +cycle_num=$(CYCLE_NUM) -cm line+cond+fsm+tgl+branch -lca -cm_log \
23     cm_$(SEED).log -l sim_$(SEED).log
24 report_cov:
25   urg -dir simv.vdb -format both -report coverage
26 dve_cov:
27   dve -cov -covdir simv.vdb -lca
28 clean:
29   @-rm -rf *.log  csrc simv simv.daidir ucli.key DVEfiles *vpd simv.vdb coverage *.bak *.help
```

```
make run_cov –f Makefile.vcs
make report_cov –f Makefile.vcs
make dve_cov –f Makefile.vcs
```

1. 先run_cov产生覆盖率数据库
2. 然后report_cov，生成txt或者html格式的覆盖率统计信息
3. 最后可以使用dve产看覆盖率

0:08:51 / 1:25:18 护眼: 关 x1.5倍速 高清

如何验证一个32位加法器？覆盖率驱动（简单了解）

随机种子

覆盖率统计

```
1  # Makefile for simulate the adder32.v
2  # Question 1. how to generate the random number?
3  # Solution 1. random seed generation
4  SEED = $(shell date +%s)
5
6  CYCLE_NUM = 200
7  # variable definition
8  DUT = ../../../design/verilog/adder32.v
9  #TB  =./adder32_tb.v ./timescale.v
10 TB  = ./adder32_tb_random.v
11 # -------- run the simualtion throught the common methods -------
12 run: compile simulate
13 compile:
14   vcs -timescale=1/1 -debug_all $(DUT) $(TB) -l com_$(SEED).log
15 simulate:
16   ./simv +plusargs_save +seed=$(SEED) +cycle_num=$(CYCLE_NUM) -l sim_$(SEED).log
17 # -------- coverage driven strategy-----------------------------
18 run_cov: compile_coverage simulate_coverage
19 compile_coverage:
20   vcs -debug_all -cm line+cond+fsm+tgl+branch -lca $(DUT) $(TB) -l com_$(SEED).log
21 simulate_coverage:
22   ./simv +plusargs_save +seed=$(SEED) +cycle_num=$(CYCLE_NUM) -cm line+cond+fsm+tgl+branch -lca -cm_log \
23     cm_$(SEED).log -l sim_$(SEED).log
24 report_cov:
25   urg -dir simv.vdb -format both -report coverage
26 dve_cov:
27   dve -cov -covdir simv.vdb -lca
28 clean:
29   @-rm -rf *.log  csrc simv simv.daidir ucli.key DVEfiles *vpd simv.vdb coverage *.bak *.help
```

```
make run_cov –f Makefile.vcs
make report_cov –f Makefile.vcs
make dve_cov –f Makefile.vcs
```

1. 先run_cov产生覆盖率数据库
2. 然后report_cov，生成txt或者html格式的覆盖率统计信息
3. 最后可以使用dve产看覆盖率

如何建立coverage model?

```
35 // Methods
36   covergroup ahb_transfer_cg;
37     TRANS_ADDR : coverpoint trans_clone.haddr {
38       bins ZERO = {0};
39       bins NON_ZERO = {[1:16'hfffe]};
40       bins MAX = {16'hffff};
41     }
42     TRANS_DIRECTION : coverpoint trans_clone.hwrite {
43       bins READ = {0};
44       bins WRITE = {1};
45     }
46     TRANS_DATA : coverpoint trans_clone.hrdata {
47       bins ZERO     = {0};
48       bins NON_ZERO = {[1:32'hfffffffe]};
49       bins ALL_ONES = {32'hffffffff};
50     }
51     TRANS_SIZE : coverpoint trans_clone.hsize {
52       bins BYTE = {0};
53       bins HALFWORD = {1};
54       bins WORD = {2};
55     }
56     TRANS_ADDR_X_TRANS_DIRECTION: cross TRANS_ADDR, TRANS_DIRECTION;
57   endgroup
```

E课网 ecourse.com

E课网 eecourse.com | 摩尔精英 MooreElite.com

半导体集成电路高新技术教育培训课程系列之

数字IC验证工程师就业班

UVM实训项目01 - AHB_SRAMC
第二节 回归测试和覆盖率分析

Copyright @ E课网

如何跑regression?

- 什么是regression?
- 为什么要跑regression?
  - 保证代码质量
    - Compile success
    - Simulation success
    - Sanity testcase
    - Full testcase
  - 收集覆盖率
    - RTL 代码覆盖率
      - Line
      - Branch
      - FSM
      - Cond
      - toggle

服务器SRAM的regression实例

- 如何跑regression?
  - Makefile
  - Perl
  - Testcase
    - Sanity regression
      - ✓ 每次checkin修改的内容，都需要跑sanity check
    - Full regression
      - ✓ 按照一定的时间启动regression
  - 阶段
    - 项目中后期启动regression
  - 周期：一天/一周等根据实际情况
  - 注意项
    - Regression需要自动比较功能
    - Regression不需要dump waveform
    - Regression需要统计code coverage

0:17:00 / 1:25:18 护眼: 关 x2倍速 高清

如何统计和分析RTL代码覆盖率？Makefile – 编译选项

E课网 eecourse.com

```
23 COV =-cm line+cond+fsm+tgl+branch -cm_dir ./logs/COV
24 COV +=  -cm_hier exclude_coverage.fl

39 comp:
40   vcs   -mcfu -sverilog -ntb_opts uvm -debug  -timescale=1ns/1ns \
41     $(RTL_PATH) $(COV) \

54 run:
55   rm -rf logs/${TEST_ID}
56   mkdir logs/${TEST_ID}
57   ./simv +hsize_w=$(HSIZE_W) +hsize_r=$(HSIZE_R) +data_con=$(DATA_CON) +VPD_ON \
58     +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST_LOG}/${TEST_ID}.log \
59     $(VPD) $(COV) -cm_name ${TEST_ID}
```

A += B

A = A + B

如何统计和分析RTL代码覆盖率？Makefile – 编译选项

E课网 eecourse.com

```
23 COV =-cm line+cond+fsm+tgl+branch -cm_dir ./logs/COV
24 COV +=  -cm_hier exclude_coverage.fl

39 comp:
40   vcs    -mcfu -sverilog -ntb_opts uvm -debug  -timescale=1ns/1ns \
41     $(RTL_PATH) $(COV) \

54 run:
55   rm -rf logs/${TEST_ID}
56   mkdir logs/${TEST_ID}
57   ./simv +hsize_w=$(HSIZE_W) +hsize_r=$(HSIZE_R) +data_con=$(DATA_CON) +VPD_ON \
58     +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST_LOG}/${TEST_ID}.log \
59     $(VPD) $(COV) -cm_name ${TEST_ID}
```


在Makefile脚本中，添加VCS需要统计的RTL代码覆盖率的类型！
Code coverage的类型有很多中，不是所有的都要达到100%。
Line，branch和FSM需要达到100%!
Cond和toggle很难达到100%!
不能达到100%的代码，需要进行人工分析，waive掉！


0:19:26 / 1:25:18 护眼: 关 x2倍速 高清

如何统计和分析RTL代码覆盖率？Makefile – coverage merge

```
61 report_cov:
62   urg -dir ./logs/COV -report cov_report -log urg.log -format both
63
64 cov_dve:
65   dve -cov -covdir logs/COV.vdb/ &
```


0:20:05 / 1:25:18 护眼: 关 x2倍速 高清


106-SRAM控制器如何跟regression和code_coverage分析 - PowerPoint
如何统计和分析RTL代码覆盖率？Makefile – 编译选项
E课网 eecourse.com
23 COV =-cm line+cond+fsm+tgl+branch -cm_dir ./logs/COV
24 COV += -cm_hier exclude_coverage.fl
39 comp:
40 vcs -mcfu -sverilog -ntb_opts uvm -debug -timescale=1ns/1ns \
41 $(RTL_PATH) $(COV) \
54 run:
55 rm -rf logs/${TEST_ID}
56 mkdir logs/${TEST_ID}
57 ./simv +hsize_w=$(HSIZE_W) +hsize_r=$(HSIZE_R) +data_con=$(DATA_CON) +VPD_ON \
58 +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST_LOG}/${TEST_ID}.log \
59 $(VPD) $(COV) -cm_name ${TEST_ID}
在Makefile脚本中，添加VCS需要统计的RTL代码覆盖率的类型！
Code coverage的类型有很多中，不是所有的都要达到100%。
Line，branch和FSM需要达到100%!
Cond和toggle很难达到100%！
不能达到100%的代码，需要进行人工分析，waive掉！
Copyright @ E课网
www.eecourse.com
3


Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
www.coreshinelearning.com userhd7y06
File Edit Tools Syntax Buffers Window UVM Verilog Help
#!/bin/sh
RTL_PATH=../../rtl
TB_PATH=../../verif
VERB=UVM_MEDIUM
SEED=1
TEST=ahb_sramc_uvmtb_test_base
all: comp run
comp:
vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
-f ../../rtl/rtl.f \
+incdir+../tb \
+incdir+../agent/ahb \
+incdir+../tests \
+incdir+../tests/seqlib \
+incdir+../env \
../agent/ahb/ahb_pkg.sv \
../agent/ahb/ahb_if.sv \
../env/ahb_sramc_uvmtb_env_pkg.sv \
../tests/ahb_sramc_uvmtb_test_pkg.sv \
../tb/ahb_sramc_uvmtb_tb.sv \
-l comp.log -kdb
run:
./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
dve:
dve -vpd vcdplus.vpd&
7,6 Top
0:23:49 / 1:25:18
护眼: 关
x2倍速
高清


File Edit View Search Terminal Tabs Help


teaching_sim | uvm_tb | svtb | uvm source


```
 1914  make all TEST=ahb_sramc_uvmtb_demo_test VERB=UVM_HIGH
 1915  h
 1916  make all TEST=ahb_sramc_full_addr_space_AA_55_data_test VERB=UVM_HIGH
 1917  hh
 1918  h
 1919  make all TEST=ahb_sramc_full_addr_space_random_data_test VERB=UVM_HIGH
 1920  h
 1921  make all TEST=ahb_sramc_random_wr_rd_test VERB=UVM_HIGH
 1922  ll
 1923  g ahb_sramc_random_wr_rd_test.log
 1924  make all TEST=ahb_sramc_random_wr_rd_test VERB=UVM_HIGH
 1925  h
 1926  ll
 1927  make regress
 1928  h
 1929  ll
 1930  g Makefile
 1931  ll
 1932  make djb
 1933  ll
 1934  make clean
 1935  ll
 1936  g Makefile
 1937  ll
 1938  g ../tests/ahb_sramc_uvmtb_test_pkg.sv
 1939  make regression
 1940  ll
 1941  g ahb_sramc_uvmtb_demo_test.log
 1942  grep -nr UVM_ERROR > err.log
 1943  g err.log
 1944  h
 1945  g ../tests/ahb_sramc_random_wr_rd_test.sv
 1946  h
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $make all TEST=ahb_sramc_uvmtb_demo_test VERB=UVM_HIGH SEED=1
```


www.coreshinelearning.com asarhd7 jh5


verwcj@VM01:~/kel... | teaching_sim | Makefile (~/keller_w... | ahb_sramc_uvmtb_t... | ahb_sramc_uvmtb_... | err.log (~/keller_wor... | Makefile (~/keller_w... | ahb_sramc_seqlib.s... | ahb_seq_item.sv (~/...



Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
1 #!/bin/sh
2
3
4 RTL_PATH=../../rtl
5 TB_PATH=../../verif
6 VERB=UVM_MEDIUM
7 ##SEED=1
8 SEED=$(shell date '+%s')
9 TEST=ahb_sramc_uvmtb_test_base
10
11 all: comp run
12
13 comp:
14 vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
15 -f ../../rtl/rtl.f \
16 +incdir+../tb \
17 +incdir+../agent/ahb \
18 +incdir+../tests \
19 +incdir+../tests/seqlib \
20 +incdir+../env \
21 ../agent/ahb/ahb_pkg.sv \
22 ../agent/ahb/ahb_if.sv \
23 ../env/ahb_sramc_uvmtb_env_pkg.sv \
24 ../tests/ahb_sramc_uvmtb_test_pkg.sv \
25 ../tb/ahb_sramc_uvmtb_tb.sv \
26 -l comp.log -kdb
27
28 run:
29 ./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
30
31 dve:
"Makefile" 48L, 1075C written
8,22 Top
verwcj@VM01:~/kel... teaching_sim Makefile (~/keller_w... ahb_sramc_uvmtb_t... ahb_sramc_uvmtb_... Makefile (~/keller_w... ahb_sramc_seqlib.s... ahb_seq_item.sv (~/... ahb_seq.sv (~/keller...
www.coreshinelearning.com userhd7y06



Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
10
11 all: comp run
12
13 ##comp:
14 ## vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
15 ## -f ../../rtl/rtl.f \
16 ## +incdir+../tb \
17 ## +incdir+../agent/ahb \
18 ## +incdir+../tests \
19 ## +incdir+../tests/seqlib \
20 ## +incdir+../env \
21 ## ../agent/ahb/ahb_pkg.sv \
22 ## ../agent/ahb/ahb_if.sv \
23 ## ../env/ahb_sramc_uvmtb_env_pkg.sv \
24 ## ../tests/ahb_sramc_uvmtb_test_pkg.sv \
25 ## ../tb/ahb_sramc_uvmtb_tb.sv \
26 ## -l comp.log -kdb
27 ##
28 ##run:
29 ## ./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
30
31
32 comp:
33 vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
34 -f ../../rtl/rtl.f \
35 +incdir+../tb \
36 +incdir+../agent/ahb \
37 +incdir+../tests \
38 +incdir+../tests/seqlib \
39 +incdir+../env \
40 ../agent/ahb/ahb_pkg.sv \
:w
www.coreshinelearning.com usernd7y08
0:30:17 / 1:25:18
护眼:关
x2倍速
高清



Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
22 ## ../agent/ahb/ahb_if.sv \
23 ## ../env/ahb_sramc_uvmtb_env_pkg.sv \
24 ## ../tests/ahb_sramc_uvmtb_test_pkg.sv \
25 ## ../tb/ahb_sramc_uvmtb_tb.sv \
26 ## -l comp.log -kdb
27 ##
28 ##run:
29 ## ./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
30
31
32 comp:
33   vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
34   -f ../../rtl/rtl.f \
35   -f tb.f \
36   -l comp.log -kdb
37
38 run:
39   ./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
40
41 dve:
42   dve -vpd vcdplus.vpd&
43
44 clean:
45   rm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb
46
47 verdi:
48   verdi -ssf ahb_top.fsdb &
49
50
51 regression:
52   make clean
:set l
0:31:12 / 1:25:18
护眼 关
x2倍速
高清



Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
22 ## ../agent/ahb/ahb_if.sv \$
23 ## ../env/ahb_sramc_uvmtb_env_pkg.sv \$
24 ## ../tests/ahb_sramc_uvmtb_test_pkg.sv \$
25 ## ../tb/ahb_sramc_uvmtb_tb.sv \$
26 ## -l comp.log -kdb$
27 ##$
28 ##run:$
29 ##^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log$
30 $
31 $
32 comp:$
33 ^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
34 ^I-f ../../rtl/rtl.f \$
35 ^I-f tb.f \$
36   -l comp.log -kdb$
37 $
38 run:$
39 ^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log$
40 $
41 dve:$
42 ^Idve -vpd vcdplus.vpd&$
43 $
44 clean:$
45 ^Irm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb$
46 $
47 verdi:$
48 ^Iverdi -ssf ahb_top.fsdb &$
49 $
50 $
51 regression:$
52 ^Imake clean$
"Makefile" 58L, 1336C written
35,10-11 77%
0:33:08 / 1:25:18
护眼: 关
x2倍速
高清



Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
#!/bin/sh$
$
$
RTL_PATH=../../rtl$
TB_PATH=../../verif$
VERB=UVM_MEDIUM$
##SEED=1$
SEED=$(shell date '+%s')$
TEST=ahb_sramc_uvmtb_test_base$
COV=-cm line+cond+fsm+assert+branch+tgl -cm_dir ./result/$(TEST)/$(TEST).vdb$
all: comp run$
$
##comp:$
##^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
##^I-f ../../rtl/rtl.f \$
+incdir+../tb \$
+incdir+../agent/ahb \$
+incdir+../tests \$
+incdir+../tests/seqlib \$
+incdir+../env \$
../agent/ahb/ahb_pkg.sv \$
../agent/ahb/ahb_if.sv \$
../env/ahb_sramc_uvmtb_env_pkg.sv \$
../tests/ahb_sramc_uvmtb_test_pkg.sv \$
../tb/ahb_sramc_uvmtb_tb.sv \$
-l comp.log -kdb$
##$
##run:$
##^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log$
$
$
www.coreshinelearning.com userhd7j06
10,76 Top
verwcj@VM01:~/kelle... teaching_sim Makefile + (~/keller_... ahb_sramc_uvmtb_tes... ahb_sramc_uvmtb_de... Makefile (~/keller_wor... ahb_sramc_seqlib.sv (...



Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
19 ## +incdir+../tests/seqlib \$
20 ## +incdir+../env \$
21 ## ../agent/ahb/ahb_pkg.sv \$
22 ## ../agent/ahb/ahb_if.sv \$
23 ## ../env/ahb_sramc_uvmtb_env_pkg.sv \$
24 ## ../tests/ahb_sramc_uvmtb_test_pkg.sv \$
25 ## ../tb/ahb_sramc_uvmtb_tb.sv \$
26 ## -l comp.log -kdb$
27 ##$
28 ##run:$
29 ##^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log$
30 $
31 $
32 comp:$
33 ^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
34 ^I-f ../../rtl/rtl.f \$
35 ^I-f tb.f \$
36   -l comp.log -kdb (COV)
37 $
38 run:$
39 ^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} $(COV) -l ./result/$(TEST)/${TEST}.log$
40 $
41 dve:$
42 ^Idve -vpd vcdplus.vpd&$
43 $
44 clean:$
45 ^Irm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb$
46 $
47 verdi:$
48 ^Iverdi -ssf ahb_top.fsdb &$
49 $
37,0-1 66%
verwcj@VM01:~/kelle... teaching_sim Makefile (~/keller_wor... ahb_sramc_uvmtb_tes... ahb_sramc_uvmtb_de... Makefile (~/keller_wor... ahb_sramc_seqlib.sv (...



Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
22 ## ../agent/ahb/ahb_if.sv \$
23 ## ../env/ahb_sramc_uvmtb_env_pkg.sv \$
24 ## ../tests/ahb_sramc_uvmtb_test_pkg.sv \$
25 ## ../tb/ahb_sramc_uvmtb_tb.sv \$
26 ## -l comp.log -kdb$
27 ##$
28 ##run:$
29 ##^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log$
30 $
31 $
32 comp:$
33 ^Imkdir ./result$
34 ^Imkdir ./result/${TEST}$
35 ^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
36 ^I-f ../../rtl/rtl.f \$
37 ^I-f tb.f \$
38 -l comp.log -kdb (COV)
39 $
40 run:$
41 ^Imkdir ./result$
42 ^Imkdir ./result/$(TEST)$
43 ^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} $(COV) -l ./result/$(TEST)/${TEST}.log$
44 $
45 dve:$
46 ^Idve -vpd vcdplus.vpd&$
47 $
48 clean:$
49 ^Irm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb$
50 $
51 verdi:$
52 ^Iverdi -ssf ahb_top.fsdb &$
:w
0:43:04 / 1:25:18
护眼: 关
x2倍速
高清



Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
22 ## ../agent/ahb/ahb_if.sv \$
23 ## ../env/ahb_sramc_uvmtb_env_pkg.sv \$
24 ## ../tests/ahb_sramc_uvmtb_test_pkg.sv \$
25 ## ../tb/ahb_sramc_uvmtb_tb.sv \$
26 ## -l comp.log -kdb$
27 ##$
28 ##run:$
29 ##^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log$
30 $
31 $
32 comp:$
33 ^I-mkdir ./result$
34 ^I-mkdir ./result/$(TEST)$
35 ^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
36 ^I-f ../../rtl/rtl.f \$
37 ^I-f tb.f \$
38 -l comp.log -kdb (COV)
39 $
40 run:$
41 ^I-mkdir ./result$
42 ^I-mkdir ./result/$(TEST)$
43 ^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} $(COV) -l ./result/$(TEST)/${TEST}.log$
44 $
45 dve:$
46 ^Idve -vpd vcdplus.vpd&$
47 $
48 clean:$
49 ^Irm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb$
50 $
51 verdi:$
52 ^Iverdi -ssf ahb_top.fsdb &$
"Makefile" 62L, 1527C written
40,4 67%
verwcj@VM01:~/kelle... teaching_sim Makefile (~/keller_wor... ahb_sramc_uvmtb_tes... ahb_sramc_uvmtb_de... [Makefile (~/keller_wo... [ahb_sramc_seqlib.sv (...



File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
svtb
uvm source
rage/db/
auxiliary/ design/ shape/ testdata/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $ll
total 3772
drwxrwxr-x 3 verwcj verwcj 4096 Aug 3 22:35 ahb_sramc_uvmtb_demo_test.vdb
-rw-rw-r-- 1 verwcj verwcj 3855596 Aug 3 22:35 ahb_sramc_uvmtb_demo_test.log
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $cd ahb_sramc_uvmtb_demo_test.vdb/snps/coverage/db/
auxiliary/ design/ shape/ testdata/ .
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $cd ahb_sramc_uvmtb_demo_test.vdb/snps/coverage/db/
auxiliary/ design/ shape/ testdata/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $cd ahb_sramc_uvmtb_demo_test.vdb/snps/coverage/db/
auxiliary/ design/ shape/ testdata/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $cd ahb_sramc_uvmtb_demo_test.vdb/snps/coverage/db/testdata/test/
assert.verilog.data.xml branch.verilog.data.xml fsm.verilog.data.xml siminfo.xml testbench.inst.xml
assert.verilog.shape.xml cond.verilog.data.xml line.verilog.data.xml testbench.cumulative.xml tgl.verilog.data.xml
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $cd ahb_sramc_uvmtb_demo_test.vdb/snps/coverage/db/testdata/test/
/home/verwcj/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb/snps/coverage/db/testdata/test
assert.verilog.data.xml branch.verilog.data.xml fsm.verilog.data.xml siminfo.xml testbench.inst.xml
assert.verilog.shape.xml cond.verilog.data.xml line.verilog.data.xml testbench.cumulative.xml tgl.verilog.data.xml
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb/snps/coverage/db/testdata/test> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb/snps/coverage/db/testdata/test> $g fsm.verilog.data.xml
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb/snps/coverage/db/testdata/test> $firefox line.verilog.data.xml
verwcj@VM01:~/kelle...
teaching_sim
Makefile (~/keller_wor...
ahb_sramc_uvmtb_tes...
ahb_sramc_uvmtb_de...
[Makefile (~/keller_wo...
[ahb_sramc_seqlib.sv (...



Mozilla Firefox
file:///hom...og.data.xml
file:///home/verwcj/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_
Search
XML Parsing Error: not well-formed
Location: file:///home/verwcj/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_
Line Number 1, Column 1:
uvm source
st> $
st> $
st> $ll
st> $cd ahb_sramc_uvmtb_demo_test.vdb/snps/cov
st> $cd ahb_sramc_uvmtb_demo_test.vdb/snps/cov
st> $cd ahb_sramc_uvmtb_demo_test.vdb/snps/cov
st> $cd ahb_sramc_uvmtb_demo_test.vdb/snps/cov
testbench.inst.xml
xml tgl.verilog.data.xml
st> $cd ahb_sramc_uvmtb_demo_test.vdb/snps/cov
_test/ahb_sramc_uvmtb_demo_test.vdb/snps/cover
testbench.inst.xml
tgl.verilog.data.xml
st/ahb_sramc_uvmtb_demo_test.vdb/snps/coverage
st/ahb_sramc_uvmtb_demo_test.vdb/snps/coverage
st/ahb_sramc_uvmtb_demo_test.vdb/snps/coverage
st/ahb_sramc_uvmtb_demo_test.vdb/snps/coverage
teaching_sim
Makefile (~/keller_wor...
ahb_sramc_uvmtb_tes...
ahb_sramc_uvmtb_de...
[Makefile (~/keller_wo...
0:46:13 / 1:25:18
护眼:关
x2倍速
高清



File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
svtb
uvm source
/db> $cdd
/home/verwcj/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb/snps/coverage
db
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb/snps/coverage> $ll
total 4
drwxrwxr-x 6 verwcj verwcj 4096 Aug 3 22:35 db
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb/snps/coverage> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb/snps/coverage> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb/snps/coverage> $cdd
/home/verwcj/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb/snps
coverage
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb/snps> $cdd
/home/verwcj/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb
snps
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb> $ll
total 4
drwxrwxr-x 3 verwcj verwcj 4096 Aug 3 22:34 snps
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test/ahb_sramc_uvmtb_demo_test.vdb> $cdd
/home/verwcj/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test
ahb_sramc_uvmtb_demo_test.log ahb_sramc_uvmtb_demo_test.vdb
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $ll
total 3772
drwxrwxr-x 3 verwcj verwcj 4096 Aug 3 22:35 ahb_sramc_uvmtb_demo_test.vdb
-rw-rw-r-- 1 verwcj verwcj 3855596 Aug 3 22:35 ahb_sramc_uvmtb_demo_test.log
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim/result/ahb_sramc_uvmtb_demo_test> $verdi -cov -covdir ahb_sramc_uvmtb_demo_test.vdb &
0:47:31 / 1:25:18
护眼: 关
x2倍速
高清



Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
#!/bin/sh$
$
$
RTL_PATH=../../rtl$
TB_PATH=../../verif$
VERB=UVM_MEDIUM$
##SEED=1$
SEED=$(shell date '+%s')$
TEST=ahb_sramc_uvmtb_test_base$
COV=-cm line+cond+fsm+assert+branch+tgl -cm_dir ./result/$(TEST)/$(TEST).vdb$
COVERAGE_HIERARCHY+= 'tree ahb_sramc_uvmtb_tb.DUT'$
all: comp run$
$
##comp:$
##^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
##^I-f ../../rtl/rtl.f \$
+incdir+../tb \$
+incdir+../agent/ahb \$
+incdir+../tests \$
+incdir+../tests/seqlib \$
+incdir+../env \$
../agent/ahb/ahb_pkg.sv \$
../agent/ahb/ahb_if.sv \$
../env/ahb_sramc_uvmtb_env_pkg.sv \$
../tests/ahb_sramc_uvmtb_test_pkg.sv \$
../tb/ahb_sramc_uvmtb_tb.sv \$
-l comp.log -kdb$
##$
##run:$
##^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log$
$
"Makefile" 63L, 1578C written
11,18 Top
verwcj@VM01:~/kelle...
teaching_sim
Makefile (~/keller_wor...
ahb_sramc_uvmtb_tes...
ahb_sramc_uvmtb_de...
[ahb_sramc_seqlib.sv ...
[<Verdi:vdCoverage:1...



Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
25 ## ../tests/ahb_sramc_uvmtb_test_pkg.sv \$
26 ## ../tb/ahb_sramc_uvmtb_tb.sv \$
27 ## -l comp.log -kdb$
28 ##$
29 ##run:$
30 ##^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log$
31 $
32 $
33 comp:$
34 ^I-mkdir ./result$
35 ^I-mkdir ./result/$(TEST)$
36 ^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
37 ^I-f ../../rtl/rtl.f \$
38 ^I-f tb.f \$
39 ^I-l comp.log -kdb (COV)
40 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
41 ^I-cm_hier ./result/$(TEST)/coverage.cfg$
42 $
43 $
44 run:$
45 ^I-mkdir ./result$
46 ^I-mkdir ./result/$(TEST)$
47 ^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} $(COV) -l ./result/$(TEST)/${TEST}.log$
48 $
49 dve:$
50 ^Idve -vpd vcdplus.vpd&$
51 $
52 clean:$
53 ^Irm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb$
54 $
55 verdi:$
-- INSERT --
31,1
68%
0:53:19 / 1:25:18
x2倍速
高清



Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
31 $
32 $
33 comp:$
34 ^I-mkdir ./result$
35 ^I-mkdir ./result/$(TEST)$
36 ^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
37 ^I-f ../../rtl/rtl.f \$
38 ^I-f tb.f \$
39 ^I-l comp.log -kdb (COV)
40 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
41 ^I-cm_hier ./result/$(TEST)/coverage.cfg$
42 $
43 $
44 run:$
45 ^I-mkdir ./result$
46 ^I-mkdir ./result/$(TEST)$
47 ^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} $(COV) -l ./result/$(TEST)/${TEST}.log$
48 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
49 ^I-cm_hier ./result/$(TEST)/coverage.cfg$
50 $
51 dve:$
52 ^Idve -vpd vcdplus.vpd&$
53 $
54 clean:$
55 ^Irm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb$
56 $
57 verdi:$
58 ^Iverdi -ssf ahb_top.fsdb &$
59 $
60 $
61 regression:$
"Makefile" 68L, 1778C written
Question
Close all windows and exit Verdi Coverage?
Don't show this message again
Yes
Cancel
49,2-3 81%
0:54:15 / 1:25:18
x2倍速
高清



Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
34 ^I-mkdir ./result$
35 ^I-mkdir ./result/$(TEST)$
36 ^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
37 ^I-f ../../rtl/rtl.f \$
38 ^I-f tb.f \$
39 ^I-l comp.log -kdb (COV)
40 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
41 ^I-cm_hier ./result/$(TEST)/coverage.cfg$
42 $
43 $
44 run:$
45 ^I-mkdir ./result$
46 ^I-mkdir ./result/$(TEST)$
47 ^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} $(COV) -l ./result/$(TEST)/${TEST}.log$
48 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
49 ^I-cm_hier ./result/$(TEST)/coverage.cfg$
50 $
51 dve:$
52 ^Idve -vpd vcdplus.vpd&$
53 $
54 clean:$
55 ^Irm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb result$
56 $
57 verdi:$
58 ^Iverdi -ssf ahb_top.fsdb &$
59 $
60 $
61 regression:$
62 ^Imake clean$
63 ^Imake comp$
64 ^Imake run TEST=ahb_sramc_uvmtb_demo_test$
"Makefile" 68L, 1785C written
55,87-88 89%
www.coreshinelearning.com userhd7j06
0:54:46 / 1:25:18
护眼: 关
x2倍速
高清



Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
28 ##$
29 ##run:$
30 ##^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log$
31 $
32 $
33 comp:$
34 ^I-mkdir ./result$
35 ^I-mkdir ./result/$(TEST)$
36 ^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
37 ^I-f ../../rtl/rtl.f \$
38 ^I-f tb.f \$
39 ^I-l comp.log -kdb$
40 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
41 ^I-cm_hier ./result/$(TEST)/coverage.cfg (COV)
42 $
43 $
44 run:$
45 ^I-mkdir ./result$
46 ^I-mkdir ./result/$(TEST)$
47 ^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ./result/$(TEST)/${TEST}.log$
48 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
49 ^I-cm_hier ./result/$(TEST)/coverage.cfg (COV)
50 $
51 dve:$
52 ^Idve -vpd vcdplus.vpd&$
53 $
54 clean:$
55 ^Irm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb result$
56 $
57 verdi:$
58 ^Iverdi -ssf ahb_top.fsdb &$
"Makefile" 68L, 1785C written
47,78-79 72%
0:58:18 / 1:25:18
x2倍速
高清



Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
25 ## ../tests/ahb_sramc_uvmtb_test_pkg.sv \$
26 ## ../tb/ahb_sramc_uvmtb_tb.sv \$
27 ## -l comp.log -kdb$
28 ##$
29 ##run:$
30 ##^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log$
31 $
32 $
33 comp:$
34 ^I-mkdir ./result$
35 ^I-mkdir ./result/$(TEST)$
36 ^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
37 ^I-f ../../rtl/rtl.f \$
38 ^I-f tb.f \$
39 ^I-l comp.log -kdb$
40 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
41 ^I-cm line+cond+fsm+assert+branch+tgl$
42 ^I-cm_hier ./result/$(TEST)/coverage.cfg$
43 ^I-cm_dir ./result/$(TEST)/$(TEST).vdb$
44 $
45 $
46 run:$
47 ^I-mkdir ./result$
48 ^I-mkdir ./result/$(TEST)$
49 ^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ./result/$(TEST)/${TEST}.log$
50 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
51 ^I-cm_hier ./result/$(TEST)/coverage.cfg (COV)
52 $
53 dve:$
54 ^Idve -vpd vcdplus.vpd&$
55 $
"Makefile" 70L, 1853C written
44,0-1 61%
verwcj@VM01:~/kelle... teaching_sim Makefile + (~/keller_... ahb_sramc_uvmtb_tes... ahb_sramc_uvmtb_de... [ahb_sramc_seqlib.sv (...



Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
22 ## ../agent/ahb/ahb_pkg.sv \
23 ## ../agent/ahb/ahb_if.sv \
24 ## ../env/ahb_sramc_uvmtb_env_pkg.sv \
25 ## ../tests/ahb_sramc_uvmtb_test_pkg.sv \
26 ## ../tb/ahb_sramc_uvmtb_tb.sv \
27 ## -l comp.log -kdb
28 ##
29 ##run:
30 ## ./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
31
32
33 comp:
34   -mkdir ./result
35   -mkdir ./result/$(TEST)
36   vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
37   -f ../../rtl/rtl.f \
38   -f tb.f \
39   -l comp.log -kdb
40   echo $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg
41   -cm line+cond+fsm+assert+branch+tgl
42   -cm_hier ./result/$(TEST)/coverage.cfg
43   -cm_dir ./result/$(TEST)/$(TEST).vdb
44
45
46 run:
47   -mkdir ./result
48   -mkdir ./result/$(TEST)
49   ./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ./result/$(TEST)/${TEST}.log
50   echo $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg
51   -cm line+cond+fsm+assert+branch+tgl
52   -cm_hier ./result/$(TEST)/coverage.cfg
41,26-27 51%
verwcj@VM01:~/kelle... teaching_sim Makefile (~/keller_wor... ahb_sramc_uvmtb_tes... ahb_sramc_uvmtb_de... [ahb_sramc_seqlib.sv (...



Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
22 ## ../agent/ahb/ahb_pkg.sv \
23 ## ../agent/ahb/ahb_if.sv \
24 ## ../env/ahb_sramc_uvmtb_env_pkg.sv \
25 ## ../tests/ahb_sramc_uvmtb_test_pkg.sv \
26 ## ../tb/ahb_sramc_uvmtb_tb.sv \
27 ## -l comp.log -kdb
28 ##
29 ##run:
30 ## ./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
31
32
33 comp:
34   -mkdir ./result
35   -mkdir ./result/$(TEST)
36   vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
37   -f ../../rtl/rtl.f \
38   -f tb.f \
39   -l comp.log -kdb $(COV)
40   echo $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg
41   -cm_hier ./result/$(TEST)/coverage.cfg
42
43
44 run:
45   -mkdir ./result
46   -mkdir ./result/$(TEST)
47   ./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} $(COV) -l ./result/$(TEST)/${TEST}.log
48   echo $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg
49   -cm_hier ./result/$(TEST)/coverage.cfg
50
51 dve:
52   dve -vpd vcdplus.vpd&
-- VISUAL --
39,23-24
56%
verwcj@VM01:~/kelle...
[teaching_sim]
Makefile + (~/keller_...
ahb_sramc_uvmtb_tes...
ahb_sramc_uvmtb_de...
[ahb_sramc_seqlib.sv (...



Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
31
32
33 comp:
34 -mkdir ./result
35 -mkdir ./result/$(TEST)
36 echo $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg
37 vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
38 -f ../../rtl/rtl.f \
39 -f tb.f \
40 -l comp.log -kdb
41 -cm line+cond+fsm+assert+branch+tgl
42 -cm_hier ./result/$(TEST)/coverage.cfg
43 -cm_dir ./result/$(TEST)/$(TEST).vdb
44
45
46 run:
47 -mkdir ./result
48 -mkdir ./result/$(TEST)
49 echo $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg
50 ./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ./result/$(TEST)/${TEST}.log
51 -cm line+cond+fsm+assert+branch+tgl
52 -cm_hier ./result/$(TEST)/coverage.cfg
53 -cm_dir ./result/$(TEST)/$(TEST).vdb
54
55 dve:
56 dve -vpd vcdplus.vpd&
57
58 clean:
59 rm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb result
60
61 verdi:
:w
verwcj@VM01:~/kelle...
teaching_sim
Makefile + (~/keller_...
ahb_sramc_uvmtb_tes...
ahb_sramc_uvmtb_de...
ahb_sramc_seqlib.sv (...


Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
34 ^I-mkdir ./result$
35 ^I-mkdir ./result/$(TEST)$
36 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
37 ^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
38 ^I-f ../../rtl/rtl.f \$
39 ^I-f tb.f \$
40 ^I-l comp.log -kdb$
41 ^I-cm line+cond+fsm+assert+branch+tgl$
42 ^I-cm_hier ./result/$(TEST)/coverage.cfg$
43 ^I-cm_dir ./result/$(TEST)/$(TEST).vdb$
44 $
45 $
46 run:$
47 ^I-mkdir ./result$
48 ^I-mkdir ./result/$(TEST)$
49 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
50 ^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ./result/$(TEST)/${TEST}.log$
51 ^I-cm line+cond+fsm+assert+branch+tgl$
52 ^I-cm_hier ./result/$(TEST)/coverage.cfg$
53 ^I-cm_dir ./result/$(TEST)/$(TEST).vdb$
54 $
55 dve:$
56 ^Idve -vpd vcdplus.vpd&$
57 $
58 clean:$
59 ^Irm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb result$
60 $
61 verdi:$
62 ^Iverdi -ssf ahb_top.fsdb &$
63 $
64 $
/\<TEST\>
53,37-38 80%
www.coreshinelearning.com user:d7y06
verwcj@VM01:~/kelle... teaching_sim Makefile (~/keller_wor... ahb_sramc_uvmtb_tes... ahb_sramc_uvmtb_de... ahb_sramc_seqlib.sv (... ahb_sramc_uvmtb_de...


Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
cts/ahb_sramc...
28 ##$
29 ##run:$
30 ##^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log$
31 $
32 $
33 comp:$
34 ^I-mkdir ./result$
35 ^I-mkdir ./result/$(TEST)$
36 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
37 ^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
38 ^I-f ../../rtl/rtl.f \$
39 ^I-f tb.f \$
40 ^I-l comp.log -kdb (COV)
41 ^I##-cm_hier ./result/$(TEST)/coverage.cfg$
42 $
43 $
44 run:$
45 ^I-mkdir ./result$
46 ^I-mkdir ./result/$(TEST)$
47 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
48 ^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} $(COV) -l ./result/$(TEST)/${TEST}.log$
49 ^I##-cm_hier ./result/$(TEST)/coverage.cfg$
50 $
51 dve:$
52 ^Idve -vpd vcdplus.vpd&$
53 $
54 clean:$
55 ^Irm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb result$
56 $
57 verdi:$
58 ^Iverdi -ssf ahb_top.fsdb &$
49,3-4 72%
[teaching_sim]
Makefile + (~/keller_...
ahb_sramc_uvmtb_tes...
ahb_sramc_uvmtb_de...
ahb_sramc_seqlib.sv (...
1:15:20 / 1:25:18
护眼: 关
x3倍速
高清


Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
52 ^Idve -vpd vcdplus.vpd&$
53 $
54 clean:$
55 ^Irm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb result$
56 $
57 verdi:$
58 ^Iverdi -ssf ahb_top.fsdb &$
59 $
60 $
61 regression:$
62 ^Imake clean$
63 ^Imake comp$
64 ^Imake run TEST=ahb_sramc_uvmtb_demo_test$
65 ^Imake run TEST=ahb_sramc_uvmtb_demo_test01$
66 ^I##make run TEST=ahb_sramc_full_addr_space_AA_55_data_test$
67 ^I##make run TEST=ahb_sramc_full_addr_space_random_data_test$
68 ^Imake run TEST=ahb_sramc_random_wr_rd_test$
69 $
70 $
71 merge:$
72 ^Iurg -full64 -dir ./result/*/*.vdb -dbname merge_coverage$
"Makefile" 72L, 1857C written
72,57-58 Bot
verwcj@VM01:~/kelle... teaching_sim Makefile (~/keller_wor... ahb_sramc_uvmtb_tes... ahb_sramc_uvmtb_de... ahb_sramc_seqlib.sv (... ahb_sramc_uvmtb_de... <Verdi:vdCoverage:1...


File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
svtb
uvm source
drwxrwxr-x 2 verwcj verwcj 4096 Aug 3 23:07 vdCovLog
-rw-rw-r-- 1 verwcj verwcj 11511 Aug 3 23:08 vc_hdrs.h
-rwxrwxr-x 1 verwcj verwcj 1007989 Aug 3 23:08 simv
drwxrwxr-x 6 verwcj verwcj 4096 Aug 3 23:08 csrc
-rw-rw-r-- 1 verwcj verwcj 32656 Aug 3 23:08 comp.log
drwxrwxr-x 6 verwcj verwcj 4096 Aug 3 23:08 simv.daidir
drwxrwxr-x 6 verwcj verwcj 4096 Aug 3 23:08 result
-rw-rw-r-- 1 verwcj verwcj 0 Aug 3 23:08 ucli.key
-rw-rw-r-- 1 verwcj verwcj 198353 Aug 3 23:08 ahb_top.fsdb
-rw-rw-r-- 1 verwcj verwcj 11254 Aug 3 23:08 cm.log
-rw-rw-r-- 1 verwcj verwcj 34407 Aug 3 23:08 novas_dump.log
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $cd result/
ahb_sramc_random_wr_rd_test/ ahb_sramc_uvmtb_demo_test/ ahb_sramc_uvmtb_demo_test01/ ahb_sramc_uvmtb_test_base/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $cd result/ahb_sramc_
ahb_sramc_random_wr_rd_test/ ahb_sramc_uvmtb_demo_test/ ahb_sramc_uvmtb_demo_test01/ ahb_sramc_uvmtb_test_base/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g result/
ahb_sramc_random_wr_rd_test/ ahb_sramc_uvmtb_demo_test/ ahb_sramc_uvmtb_demo_test01/ ahb_sramc_uvmtb_test_base/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g result/ahb_sramc_uvmtb_demo_test01/
ahb_sramc_uvmtb_demo_test01.log ahb_sramc_uvmtb_demo_test01.vdb/ coverage.cfg
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g result/ahb_sramc_uvmtb_demo_test01/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $make merge
urg -full64 -dir ./result/*/*.vdb -dbname merge_coverage
URG Version O-2018.09-SP2 Copyright (c) 1991-2018 by Synopsys Inc.
Note-[URG-RDG] Report directory generated
Report written to directory urgReport
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $verdi -cov -covdir
ahb_top.fsdb csrc/ novas_dump.log simv ucli.key vdCovLog/
cm.log Makefile result/ simv.daidir/ urgReport/
comp.log merge_coverage.vdb/ scripts/ tb.f vc_hdrs.h
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $verdi -cov -covdir
verwcj@VM01:~/kelle...
teaching_sim
Makefile (~/keller_wor...
ahb_sramc_uvmtb_tes...
ahb_sramc_uvmtb_de...
ahb_sramc_seqlib.sv (...
ahb_sramc_uvmtb_de...
[<Verdi:vdCoverage:1...


File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
svtb
uvm source
drwxrwxr-x 2 verwcj verwcj 4096 Aug 3 23:07 vdCovLog
-rw-rw-r-- 1 verwcj verwcj 11511 Aug 3 23:08 vc_hdrs.h
-rwxrwxr-x 1 verwcj verwcj 1007989 Aug 3 23:08 simv
drwxrwxr-x 6 verwcj verwcj 4096 Aug 3 23:08 csrc
-rw-rw-r-- 1 verwcj verwcj 32656 Aug 3 23:08 comp.log
drwxrwxr-x 6 verwcj verwcj 4096 Aug 3 23:08 simv.daidir
drwxrwxr-x 6 verwcj verwcj 4096 Aug 3 23:08 result
-rw-rw-r-- 1 verwcj verwcj 0 Aug 3 23:08 ucli.key
-rw-rw-r-- 1 verwcj verwcj 198353 Aug 3 23:08 ahb_top.fsdb
-rw-rw-r-- 1 verwcj verwcj 11254 Aug 3 23:08 cm.log
-rw-rw-r-- 1 verwcj verwcj 34407 Aug 3 23:08 novas_dump.log
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $cd result/
ahb_sramc_random_wr_rd_test/ ahb_sramc_uvmtb_demo_test/ ahb_sramc_uvmtb_demo_test01/ ahb_sramc_uvmtb_test_base/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $cd result/ahb_sramc_
ahb_sramc_random_wr_rd_test/ ahb_sramc_uvmtb_demo_test/ ahb_sramc_uvmtb_demo_test01/ ahb_sramc_uvmtb_test_base/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g result/
ahb_sramc_random_wr_rd_test/ ahb_sramc_uvmtb_demo_test/ ahb_sramc_uvmtb_demo_test01/ ahb_sramc_uvmtb_test_base/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g result/ahb_sramc_uvmtb_demo_test01/
ahb_sramc_uvmtb_demo_test01.log ahb_sramc_uvmtb_demo_test01.vdb/ coverage.cfg
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g result/ahb_sramc_uvmtb_demo_test01/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $make merge
urg -full64 -dir ./result/*/*.vdb -dbname merge_coverage
URG Version O-2018.09-SP2 Copyright (c) 1991-2018 by Synopsys Inc.
Note-[URG-RDG] Report directory generated
Report written to directory urgReport
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $verdi -cov -covdir
ahb_top.fsdb csrc/ novas_dump.log simv ucli.key vdCovLog/
cm.log Makefile result/ simv.daidir/ urgReport/
comp.log merge_coverage.vdb/ scripts/ tb.f vc_hdrs.h
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $verdi -cov -covdir merge_coverage.vdb &
1:20:26 / 1:25:18
护眼 关
x2倍速
高清