






04:24 / 34:50
护眼:关
x2倍速
高清





14:47 / 34:50
护眼 关
x2倍速
高清
画质不能评论互动



VM01:14 (verwcj) - VNC Viewer
Applications Places System
Thu Aug 10, 8:35 PM verwcj
ahb_agent_config.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM6
File Edit Tools Syntax Buffers Window UVM Verilog Help
17 //
18 //==========
19
20 `ifndef AHB_AGENT_CONFIG_SV
21 `define AHB_AGENT_CONFIG_SV
22
23 class ahb_agent_config extends uvm_object;
24
25 `uvm_object_utils(ahb_agent_config)
26
27 rand uvm_active_passive_enum is_active = UVM_ACTIVE;
28 rand bit coverage_enable = 0;
29 rand bit checks_enable = 0;
30
31 extern function new(string name = "ahb_agent_config");
32
33 endclass : ahb_agent_config
34
35
36 function ahb_agent_config::new(string name = "ahb_agent_config");
37 super.new(name);
38 endfunction : new
39
40
41 `endif // AHB_AGENT_CONFIG_SV
42
29,29 Bot
0:01:29 / 1:28:23
护眼: 关
x1倍速
超清



Applications Places System
Thu Aug 10, 8:43 PM verwcj
Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
52 dve -vpd vcdplus.vpd&
53
54 clean:
55 rm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb result merge_coverage.vdb urgReport vdCovLog
56
57 verdi:
58 verdi -ssf ahb_top.fsdb &
59
60
61 regression:
62 make clean
63 make comp
64 make run TEST=ahb_sramc_uvmtb_demo_test
65 make run TEST=ahb_sramc_uvmtb_demo_test01
66 ##make run TEST=ahb_sramc_full_addr_space_AA_55_data_test
67 ##make run TEST=ahb_sramc_full_addr_space_random_data_test
68 make run TEST=ahb_sramc_random_wr_rd_test
69
70
71 merge:
72 urg -full64 -dir ./result/*/*.vdb -dbname merge_coverage
73
74 cover:
75 verdi -cov -covdir merge_coverage &
"Makefile" 75L, 1937C written
75,36-37 Bot
verwcj@VM01:~/kelle...
[teaching_sim]
[ahb_sramc_uvmtb_te...
ahb_sramc_uvmtb_de...
ahb_sramc_seqlib.sv (...
ahb_sramc_uvmtb_de...
<Verdi:vdCoverage:1...
Makefile (~/keller_wor...



Applications Places System
Thu Aug 10, 9:09 PM verwcj
ahb_seq_item.sv (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/agent/ahb) - GVIM5
File Edit Tools Syntax Buffers Window UVM Verilog Help
118 haddr < 2**16;//64KB, haddr[31:16] == 16'h0000;
119
120 solve size before haddr;//intend to size p
121 }
122
123
124 constraint trans_c {
125 trans inside {IDLE, NONSEQ};
126 };
127
128 constraint burst_c {
129 if(burst==SINGLE) hxdata.size() == 1;
130 else if(burst==INCR) hxdata.size() inside {[2:10]};
131 else if(burst==WRAP4) hxdata.size() == 4;
132 else if(burst==INCR4) hxdata.size() == 4;
133 else if(burst==WRAP8) hxdata.size() == 8;
134 else if(burst==INCR8) hxdata.size() == 8;
135 else if(burst==WRAP16) hxdata.size() == 16;
136 else if(burst==INCR16) hxdata.size() == 16;
137
138 //if(trans == IDLE) hxdata.size() == 1;
139 //solve trans before hxdata;
140 solve burst before hxdata;
141 };
142
143 constraint incr_c {
144 if(burst==INCR) haddr <= 'hffd8;
145 };
146
147
148 constraint size_c {
"../agent/ahb/ahb_seq_item.sv" 196L, 6540C written
144,35 70%
0:34:53 / 1:28:23
护眼: 关
x2倍速
超清
verwcj@VM01:~/kel...
teaching_sim
[ahb_sramc_uvmtb_...
ahb_sramc_seqlib.s...
<Verdi:vdCoverage:...
Makefile (~/keller_w...
ahb_sramc_random...
ahb_sramc_uvmtb_s...
ahb_seq_item.sv (~/...



Applications Places System
Thu Aug 10, 9:10 PM verwcj
teaching_sim
File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
svtb
uvm source
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../
agent/ env/ grep.log sim/ tb/ tests/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../env/
ahb_sramc_uvmtb_env_config.sv ahb_sramc_uvmtb_env.sv ahb_sramc_uvmtb_scb.sv
ahb_sramc_uvmtb_env_pkg.sv ahb_sramc_uvmtb_refm.sv reg_model/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../env/ahb
ahb_sramc_uvmtb_env_config.sv ahb_sramc_uvmtb_env.sv ahb_sramc_uvmtb_scb.sv
ahb_sramc_uvmtb_env_pkg.sv ahb_sramc_uvmtb_refm.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../env/ahb_sramc_uvmtb_
ahb_sramc_uvmtb_env_config.sv ahb_sramc_uvmtb_env.sv ahb_sramc_uvmtb_scb.sv
ahb_sramc_uvmtb_env_pkg.sv ahb_sramc_uvmtb_refm.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../env/ahb_sramc_uvmtb_scb.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../
agent/ env/ grep.log sim/ tb/ tests/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../
agent/ env/ grep.log sim/ tb/ tests/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../agent/ahb/
ahb_agent_config.sv ahb_driver.sv ahb_monitor.sv ahb_seq_item.sv ahb_sequencer.sv
ahb_agent.sv ahb_if.sv ahb_pkg.sv ahb_seq.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../agent/ahb/ahb_seq
ahb_seq_item.sv ahb_seq.sv ahb_sequencer.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../agent/ahb/ahb_seq
ahb_seq_item.sv ahb_seq.sv ahb_sequencer.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../agent/ahb/ahb_seq_item.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $make run TEST=ahb_sramc_random_wr_rd_test SEED=1691671565
www.coreshinelearning.com userhd7j06
verwcj@VM01:~/kel...
teaching_sim
[ahb_sramc_uvmtb_...
ahb_sramc_seqlib.s...
<Verdi:vdCoverage:...
Makefile (~/keller_w...
ahb_sramc_random...
ahb_sramc_uvmtb_s...
ahb_seq_item.sv (~/...



Applications Places System
Thu Aug 10, 9:10 PM verwcj
teaching_sim
File Edit View Search Terminal Tabs Help
teaching_sim
uvm_tb
svtb
uvm source
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../
agent/ env/ grep.log sim/ tb/ tests/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../env/
ahb_sramc_uvmtb_env_config.sv ahb_sramc_uvmtb_env.sv ahb_sramc_uvmtb_scb.sv
ahb_sramc_uvmtb_env_pkg.sv ahb_sramc_uvmtb_refm.sv reg_model/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../env/ahb
ahb_sramc_uvmtb_env_config.sv ahb_sramc_uvmtb_env.sv ahb_sramc_uvmtb_scb.sv
ahb_sramc_uvmtb_env_pkg.sv ahb_sramc_uvmtb_refm.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../env/ahb_sramc_uvmtb_
ahb_sramc_uvmtb_env_config.sv ahb_sramc_uvmtb_env.sv ahb_sramc_uvmtb_scb.sv
ahb_sramc_uvmtb_env_pkg.sv ahb_sramc_uvmtb_refm.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../env/ahb_sramc_uvmtb_scb.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../
agent/ env/ grep.log sim/ tb/ tests/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../
agent/ env/ grep.log sim/ tb/ tests/
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../agent/ahb/
ahb_agent_config.sv ahb_driver.sv ahb_monitor.sv ahb_seq_item.sv ahb_sequencer.sv
ahb_agent.sv ahb_if.sv ahb_pkg.sv ahb_seq.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../agent/ahb/ahb_seq
ahb_seq_item.sv ahb_seq.sv ahb_sequencer.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../agent/ahb/ahb_seq
ahb_seq_item.sv ahb_seq.sv ahb_sequencer.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $g ../agent/ahb/ahb_seq_item.sv
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
<verwcj-~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim> $
0:36:26 / 1:28:23
护眼: 关
x2倍速
超清
verwcj@VM01:~/kel...
teaching_sim
[ahb_sramc_uvmtb_...
ahb_sramc_seqlib.s...
<Verdi:vdCoverage:...
Makefile (~/keller_w...
ahb_sramc_random...
ahb_sramc_uvmtb_s...
ahb_seq_item.sv (~/...



Applications Places System
Thu Aug 10, 9:23 PM verwcj
Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
+incdir+../agent/ahb \
+incdir+../tests \
+incdir+../tests/seqlib \
+incdir+../env \
../agent/ahb/ahb_pkg.sv \
../agent/ahb/ahb_if.sv \
../env/ahb_sramc_uvmtb_env_pkg.sv \
../tests/ahb_sramc_uvmtb_test_pkg.sv \
../tb/ahb_sramc_uvmtb_tb.sv \
-l comp.log -kdb
sim:
./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
comp:
-mkdir ./result
-mkdir ./result/$(TEST)_$(SEED)
echo $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg
vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
-f ../../rtl/rtl.f \
-f tb.f \
-l comp.log -kdb $(COV)
-cm_hier ./result/$(TEST)/coverage.cfg
run:
-mkdir ./result
-mkdir ./result/$(TEST)
echo $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg
./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} $(COV) -l ./result/$(TEST)/${TEST}.log
-cm_hier ./result/$(TEST)/coverage.cfg
dve:
-- INSERT --
34,33-34 41%
0:49:35 / 1:28:23
x2倍速
超清
verwcj@VM01:~/kelle...
teaching_sim
[ahb_sramc_uvmtb_te...
ahb_sramc_seqlib.sv (...
[<Verdi:vdCoverage:1...
Makefile + (~/keller_...
[ahb_sramc_random_...



Applications Places System
Thu Aug 10, 9:29 PM verwcj
Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
30 $
31 $
32 comp:$
33 ^I-mkdir ./result$
34 ^I-mkdir ./result/$(TEST)_$(SEED)$
35 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)_$(SEED)/coverage.cfg$
36 ^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
37 ^I-f ../../rtl/rtl.f \$
38 ^I-f tb.f \$
39 ^I-cm line+cond+fsm+tgl+branch+assert \$
40 ^I-cm_hier ./result/$(TEST)_$(SEED)/coverage.cfg \$
41 ^I-cm_dir ./result/$(TEST)_$(SEED)/$(TEST)_$(SEED).vbd \$
42 ^I-l ./result/$(TEST)_$(SEED)/comp.log \$
43 ^I-kdb$
44 $
45 run:$
46 ^I-mkdir ./result$
47 ^I-mkdir ./result/$(TEST)$
48 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)/coverage.cfg$
49 ^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} $(COV) -l ./result/$(TEST)/${TEST}.log$
50 ^I-cm_hier ./result/$(TEST)/coverage.cfg$
51 $
52 dve:$
53 ^Idve -vpd vcdplus.vpd&$
54 $
55 clean:$
56 ^Irm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb* result merge_coverage.vdb urgReport vdCovLog$
57 $
58 verdi:$
59 ^Iverdi -ssf ahb_top.fsdb &$
60 $
42,39-40 64%
uvm_test_
uvm_test_
t_top] De
verwcj@VM01:~/kelle...
teaching_sim
[ahb_sramc_uvmtb_te...
ahb_sramc_seqlib.sv (...
[<Verdi:vdCoverage:1...
Makefile (~/keller_wor...
[ahb_sramc_random_...



Applications Places System
Thu Aug 10, 9:30 PM verwcj
Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
30 $
31 $
32 comp:$
33 ^I-mkdir ./result$
34 ^I-mkdir ./result/$(TEST)_$(SEED)$
35 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)_$(SEED)/coverage.cfg$
36 ^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
37 ^I-f ../../rtl/rtl.f \$
38 ^I-f tb.f \$
39 ^I-cm line+cond+fsm+tgl+branch+assert \$
40 ^I-cm_hier ./result/$(TEST)_$(SEED)/coverage.cfg \$
41 ^I-cm_dir ./result/$(TEST)_$(SEED)/$(TEST)_$(SEED).vbd \$
42 ^I-l ./result/$(TEST)_$(SEED)/comp.log \$
43 ^I-kdb$
44 $
45 run:$
46 ^I-mkdir ./result$
47 ^I-mkdir ./result/$(TEST)_$(SEED)$
48 ^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)_$(SEED)/coverage.cfg$
49 ^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ./result/$(TEST)_$(SEED)/$(TEST)_$(SEED).log$
50 ^I-cm_hier ./result/$(TEST)/coverage.cfg$
51 $
52 dve:$
53 ^Idve -vpd vcdplus.vpd&$
54 $
55 clean:$
56 ^Irm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb* result merge_coverage.vdb urgReport vdCovLog$
57 $
58 verdi:$
59 ^Iverdi -ssf ahb_top.fsdb &$
60 $
49,78-79 64%
uvm_test_
uvm_test_
t_top] De
verwcj@VM01:~/kelle...
teaching_sim
[ahb_sramc_uvmtb_te...
ahb_sramc_seqlib.sv (...
[<Verdi:vdCoverage:1...
Makefile + (~/keller_...
[ahb_sramc_random_...


Applications Places System
Thu Aug 10, 9:31 PM verwcj
Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
../tests/ahb_sramc_uvmtb_test_pkg.sv \$
../tb/ahb_sramc_uvmtb_tb.sv \$
-l comp.log -kdb$
sim:$
^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log$
$
$
comp:$
^I-mkdir ./result$
^I-mkdir ./result/$(TEST)_$(SEED)$
^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)_$(SEED)/coverage.cfg$
^Ivcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \$
^I-f ../../rtl/rtl.f \$
^I-f tb.f \$
^I-cm line+cond+fsm+tgl+branch+assert \$
^I-cm_hier ./result/$(TEST)_$(SEED)/coverage.cfg \$
^I-cm_dir ./result/$(TEST)_$(SEED)/$(TEST)_$(SEED).vdb \$
^I-l ./result/$(TEST)_$(SEED)/comp.log \$
^I-kdb$
$
run:$
^I-mkdir ./result$
^I-mkdir ./result/$(TEST)_$(SEED)$
^Iecho $(COVERAGE_HIERARCHY) > ./result/$(TEST)_$(SEED)/coverage.cfg$
^I./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} \$
^I-cm line+cond+fsm+tgl+branch+assert \$
^I-cm_hier ./result/$(TEST)_$(SEED)/coverage.cfg \$
^I-cm_dir ./result/$(TEST)_$(SEED)/$(TEST)_$(SEED).vdb \$
^I-l ./result/$(TEST)_$(SEED)/$(TEST)_$(SEED).log$
$
dve:$
49,79-80 50%
verwcj@VM01:~/kelle...
teaching_sim
[ahb_sramc_uvmtb_te...
ahb_sramc_seqlib.sv (...
[<Verdi:vdCoverage:1...
Makefile + (~/keller_...
[ahb_sramc_random_...



Applications Places System
Thu Aug 10, 9:33 PM verwcj
Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
../agent/ahb/ahb_if.sv \
../env/ahb_sramc_uvmtb_env_pkg.sv \
../tests/ahb_sramc_uvmtb_test_pkg.sv \
../tb/ahb_sramc_uvmtb_tb.sv \
-l comp.log -kdb
sim:
./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
compile:
-mkdir ./result
-mkdir ./result/$(TEST)_$(SEED)
echo $(COVERAGE_HIERARCHY) > ./result/$(TEST)_$(SEED)/coverage.cfg
vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
-f ../../rtl/rtl.f \
-f tb.f \
-cm line+cond+fsm+tgl+branch+assert \
-cm_hier ./result/$(TEST)_$(SEED)/coverage.cfg \
-cm_dir ./result/$(TEST)_$(SEED)/$(TEST)_$(SEED).vdb \
-l ./result/$(TEST)_$(SEED)/compile.log \
-kdb
simulate:
-mkdir ./result
-mkdir ./result/$(TEST)_$(SEED)
echo $(COVERAGE_HIERARCHY) > ./result/$(TEST)_$(SEED)/coverage.cfg
./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} \
-cm line+cond+fsm+tgl+branch+assert \
-cm_hier ./result/$(TEST)_$(SEED)/coverage.cfg \
-cm_dir ./result/$(TEST)_$(SEED)/$(TEST)_$(SEED).vdb \
-l ./result/$(TEST)_$(SEED)/$(TEST)_$(SEED).log
45,8 45%
verwcj@VM01:~/kelle...
teaching_sim
[ahb_sramc_uvmtb_te...
ahb_sramc_seqlib.sv (...
[<Verdi:vdCoverage:1...
Makefile (~/keller_wor...
[ahb_sramc_random_...


Applications Places System
Thu Aug 10, 9:33 PM verwcj
Makefile (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
53 -l ./result/$(TEST)_$(SEED)/$(TEST)_$(SEED).log
54
55 dve:
56 dve -vpd vcdplus.vpd&
57
58 clean:
59 rm -rf csrc simv* *.log DVE* *.vpd vc_hdrs.h *.key novas* verdiLog ahb_top.fsdb* result merge_coverage.vdb urgReport vdCovLog
60
61 verdi:
62 verdi -ssf ahb_top.fsdb &
63
64
65 regression:
66 make clean
67 make compile
68 make simulate TEST=ahb_sramc_uvmtb_demo_test
69 make simulate TEST=ahb_sramc_uvmtb_demo_test01
70 ##make simulate TEST=ahb_sramc_full_addr_space_AA_55_data_test
71 ##make simulate TEST=ahb_sramc_full_addr_space_random_data_test
72 make simulate TEST=ahb_sramc_random_wr_rd_test
73
74
75 merge:
76 urg -full64 -dir ./result/*/*.vdb -dbname merge_coverage
77
78 cover:
79 verdi -cov -covdir merge_coverage.vdb &
www.coreshinelearning.com userhd7y06
uvm_test_
uvm_test_
t_top] De
verwcj@VM01:~/kelle...
teaching_sim
[ahb_sramc_uvmtb_te...
ahb_sramc_seqlib.sv (...
[<Verdi:vdCoverage:1...
Makefile (~/keller_wor...
[ahb_sramc_random_...


Applications Places System
Thu Aug 10, 9:46 PM verwcj
Makefile + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/sim) - GVIM1
File Edit Tools Syntax Buffers Window UVM Verilog Help
../agent/ahb/ahb_pkg.sv \
../agent/ahb/ahb_if.sv \
../env/ahb_sramc_uvmtb_env_pkg.sv \
../tests/ahb_sramc_uvmtb_test_pkg.sv \
../tb/ahb_sramc_uvmtb_tb.sv \
-l comp.log -kdb
sim:
./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} -l ${TEST}.log
run:compile simulate
compile:
-mkdir ./result
-mkdir ./result/$(TEST)_$(SEED)
echo $(COVERAGE_HIERARCHY) > ./result/$(TEST)_$(SEED)/coverage.cfg
vcs -sverilog -ntb_opts uvm -debug_access+all -timescale=1ns/1ns \
-f ../../rtl/rtl.f \
-f tb.f \
-cm line+cond+fsm+tgl+branch+assert \
-cm_hier ./result/$(TEST)_$(SEED)/coverage.cfg \
-cm_dir ./result/$(TEST)_$(SEED)/$(TEST)_$(SEED).vdb \
-l ./result/$(TEST)_$(SEED)/compile.log \
-kdb
simulate:
-mkdir ./result
-mkdir ./result/$(TEST)_$(SEED)
echo $(COVERAGE_HIERARCHY) > ./result/$(TEST)_$(SEED)/coverage.cfg
./simv +UVM_TESTNAME=${TEST} +UVM_VERBOSITY=${VERB} +ntb_random_seed=${SEED} \
-cm line+cond+fsm+tgl+branch+assert \
-cm_hier ./result/$(TEST)_$(SEED)/coverage.cfg \
-cm_dir ./result/$(TEST)_$(SEED)/$(TEST)_$(SEED).vdb \
:w
o_test_16
1:11:46 / 1:28:23
护眼: 关
x2倍速
超清
verwcj@VM01:~/kel...
teaching_sim
[ahb_sramc_uvmtb_...
ahb_sramc_seqlib.s...
<Verdi:vdCoverage:...
Makefile + (~/keller...
[ahb_sramc_rando...
coverage.cfg (~/kell...
<Verdi:vdCoverage:...



www.coreshinelearning.com


Applications Places System
Thu Aug 10, 9:50 PM verwcj
ahb_sramc_uvmtb_tb.sv + (~/keller_work/test_ing/SRAMC_UVMTB/ahb_sramc_uvmtb/verif/tb) - GVIM2
File Edit Tools Syntax Buffers Window UVM Verilog Help
27
28 import ahb_pkg::*;
29 import ahb_sramc_uvmtb_test_pkg::*;
30 import ahb_sramc_uvmtb_env_pkg::*;
31
32 bit clk, rstn;
33
34 initial begin
35 clk=0;
36 forever #5 clk=~clk;
37 end
38
39 initial begin
40 rstn=0;
41 #15;
42 rstn=1;
43 rstn=0;
44 #15;
45 rstn=1;
46 end
47
48 ahb_if m_ahb_if(clk, rstn);
49
50 sramc_top DUT(
51 //input signals
52 .hclk (clk),
53 .sram_clk (~clk),
54 .hresetn (rstn),
55 .hsel (m_ahb_if.HSEL[0]),
56 .hwrite (m_ahb_if.HWRITE),
57 .hready (1'b1),
uvmtb/ver
41,7
43%
1:16:12 / 1:28:23
verwcj@VM01:~/kel...
teaching_sim
[ahb_sramc_uvmtb_...
ahb_sramc_seqlib.s...
Makefile (~/keller_w...
[ahb_sramc_rando...
coverage.cfg (~/kell...
<Verdi:vdCoverage:...
ahb_sramc_uvmtb_t...