

# Osptek Display

## OLED SPECIFICATION

Model No:

**OED076-2895F001-C12**

*osptek*<sup>®</sup>

## REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	■ INITIAL RELEASE	2022. 06.02	



# CONTENTS

ITEM	PAGE
<b><u>1. SCOPE</u></b>	4
<b><u>2. WARRANTY</u></b>	4
<b><u>3. FEATURES</u></b>	4
<b><u>4. MECHANICAL DATA</u></b>	5
<b><u>5. MAXIMUM RATINGS</u></b>	6
<b><u>6. ELECTRICAL CHARACTERISTICS</u></b>	6
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
<b><u>7. LIFETIME SPECIFICATION</u></b>	9
<b><u>8. INTERFACE</u></b>	10
8.1 FUNCTION BLOCK DIAGRAM	
8.2 PANEL LAYOUT DIAGRAM	
8.3 PIN ASSIGNMENTS	
8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
8.5 INTERFACE TIMING CHART	
<b><u>9. POWER ON / OFF SEQUENCE &amp; APPLICATION CIRCUIT</u></b>	15
9.1 POWER ON / OFF SEQUENCE	
9.2 APPLICATION CIRCUIT	
9.3 COMMAND TABLE	
<b><u>10. RELIABILITY TEST CONDITIONS</u></b>	17
<b><u>11. EXTERNAL DIMENSION</u></b>	18
<b><u>12. PACKING SPECIFICATION</u></b>	19
<b><u>13. OUTGOING INSPECTION PROVISION</u></b>	20
<b><u>14. APPENDIXES</u></b>	27

## 1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by Osptek. This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

## 2. WARRANTY

Osptek warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). Osptek is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored in the original packages at  $25^{\circ}\text{C}\pm 5^{\circ}\text{C}$ ,  $55\%\pm 10\%\text{RH}$  or used as the conditions specified in the specifications.

Nevertheless, Osptek is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

## 3. FEATURES

- Small molecular organic light emitting diode.
- Color: Full
- Panel resolution: 28x3x95
- Driver IC: PT6891
- Excellent quick response time.
- Extremely thin thickness for best mechanism design : 1.335 mm
- High contrast: 10,000:1
- Wide viewing angle:  $160^{\circ}$
- Interface: 4 wire SPI interface
- Wide range of operating temperature :  $-40$  to  $70^{\circ}\text{C}$
- Black polarizer.

## 4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	28 x 3 x 95	dot
2	Dot Size	0.035 (W) x 0.175 (H)	mm <sup>2</sup>
3	Dot Pitch	0.065 (W) x 0.195(H)	mm <sup>2</sup>
4	Active Area	5.43 (W) x 18.505 (H)	mm <sup>2</sup>
5	Panel Size	8.7 (W) x 25.5 (H)	mm <sup>2</sup>
6*	Panel Thickness	1.22 ± 0.15	mm
7	Module Size	8.7 (W) x 43 (H) x 1.427 (T)	mm <sup>3</sup>
8	Diagonal A/A size	0.76	inch
9	Module Weight	TBD	gram

\* Panel thickness includes substrate glass, cover glass and UV glue thickness.



## 5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage ( $V_{DD}$ )	-0.3	6	V	$T_a = 25^{\circ}\text{C}$	IC maximum rating
Supply Voltage ( $V_{HA}$ )	8	24	V	$T_a = 25^{\circ}\text{C}$	IC maximum rating
Operating Temp.	-40	70	$^{\circ}\text{C}$	-	-
Storage Temp	-40	85	$^{\circ}\text{C}$	-	Note (2)

Note:

- (1) Maximum ratings are those values beyond which damages to the OLED module may occur. The OLED functional operation should be restricted to the limits in the section 6. Electrical Characteristics tables.
- (2) The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be  $80^{\circ}\text{C}$ .

## 6. ELECTRICAL CHARACTERISTICS

### 6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{HA}$	Operating Voltage (for OLED panel)	$T_a = 25^{\circ}\text{C}$	14.5	15	15.5	V
$V_{DD}$	Digital power supply(LDO enable)	$T_a = 25^{\circ}\text{C}$	2.4	3.3	3.6	V
$V_{OH}$	High Logic Output Level	$I_{out} = -1\text{mA}$	$0.9 \cdot V_{DD}$	-	-	V
$V_{OL}$	Low Logic Output Level	$I_{out} = 1\text{mA}$	-	-	$0.1 \cdot V_{DD}$	V
$V_{IH}$	High Logic Input Level	-	$0.8 \cdot V_{DD}$	-	$V_{DD}$	V
$V_{IL}$	Low Logic Input Level	-	0	-	$0.2 \cdot V_{DD}$	V

## 6.2 ELECTRO-OPTICAL CHARACTERISTICS

### PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current (IHA)	-	6	8	mA	All pixels on (1)
	-	3	4	mA	20% pixels on (1)
Standby mode current (IHA)		2	3	mA	Standby mode 10% pixels on (2)
Normal mode power consumption	-	90	120	mW	All pixels on (1)
	-	45	60	mW	20% pixels on (1)
Standby mode power consumption		30	45	mW	Standby mode 10% pixels on (2)
IDD sleep mode current(LDO enable)	-	-	60	uA	Sleep mode Current (3)
IHA sleep mode current	-	-	70	uA	Sleep mode Current (3)
Normal Luminance	80	100	-	cd/m <sup>2</sup>	Display Average
Standby Luminance	-	70	-	cd/m <sup>2</sup>	
CIE <sub>x</sub> (White)	0.26	0.30	0.34		x, y (CIE 1931)
CIE <sub>y</sub> (White)	0.29	0.33	0.37		
CIE <sub>x</sub> (Red)	0.62	0.66	0.70		
CIE <sub>y</sub> (Red)	0.29	0.33	0.37		
CIE <sub>x</sub> (Green)	0.26	0.30	0.34		
CIE <sub>y</sub> (Green)	0.59	0.63	0.67		
CIE <sub>x</sub> (Blue)	0.10	0.14	0.18		
CIE <sub>y</sub> (Blue)	0.14	0.18	0.22		
Dark Room Contrast	10,000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

Note:

(1) Normal mode condition :

- Driving Voltage(VHA) : 15V
- Red contrast setting : 0x1c
- Green contrast setting : 0x09
- Blue contrast setting : 0x12
- Frame rate : 105Hz
- Duty setting : 1/84

(2) Standby mode condition :

- Driving Voltage(VHA) : 15V
- Red contrast setting : 0x0b
- Green contrast setting : 0x01
- Blue contrast setting : 0x07
- Frame rate : 105Hz
- Duty setting : 1/84

(3) Sleep mode condition(DAC disable, LDO enable) :

When send 0x49 command chip enter sleep mode, the chip will be switched to display off mode (Type\_1 OFF) automatically. After wake-up, display state would stay at “Type\_1 OFF” mode.

(4) Wake up condition :

In sleep mode, only the wake-up command is acceptable. When the chip exits sleep mode, it take about 30 $\mu$ s for the internal oscillator to produce stable clock signal. The MCU must wait 50 $\mu$ s to send another command otherwise the command would be decoded with error. In sleep mode, low of RES# cannot reset the chip.





## 7. LIFETIME SPECIFICATION

ITEM	MIN	UNIT	Condition	Remark
Life Time	15,000	Hrs	100 cd/m <sup>2</sup> , alternating checkerboard	Note (1)

Note:

(A) Under VHA = 15V

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 100 cd/m<sup>2</sup> :


- Red contrast setting : 0x1c
- Green contrast setting : 0x09
- Blue contrast setting : 0x12
- Frame rate : 105Hz
- Duty setting : 1/84




osptek®

## 8. INTERFACE

### 8.1 FUNCTION BLOCK DIAGRAM



### 8.2 PANEL LAYOUT DIAGRAM



### 8.3 PIN ASSIGNMENTS

Pin No.	Pin Name	Description	Setting at each interface		
			8080 parallel	4 wire SPI	IIC
1	VHA	Power supply for panel driving voltage.			
2	VHC	This is the most positive voltage supply pin of the chip to drive cathode.			
3	GND	Ground pin.			
4	IREF	This is reference current pin.			
5	D2	When SPI mode is selected, D[2] will be the serial data output (SDO), D[1] will be the serial data input (SDI) and D[0] will be the serial clock input (SCK).	NA	SDO(OUT)	NA
6	D1		NA	SDI(IN)	NA
7	D0		NA	SCK	NA
8	CS#	This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled LOW.	NA	CS#	NA
9	RES#	This pin is low-active reset input. When the pin is LOW, the chip is reset.			
10	RS(D/C#)	This pin is Data/Command control pin.	NA	RS	NA
11	VDD	This is Logic power input.			
12	V18	This is 1.8V power input pin for core logic circuit. If regulator is enabled (GND in LDO_DIS pin), this pin connected to VRO pin. If regulator is disabled (VDD in LDO_DIS pin), this pin is connected to external 1.8V power.			

#### Note

- (1) Low is connected to GND  
(2) High is connected to VDD


osptek®

## 8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP


This RAM data Read/Write in RGB / Mono mode.

	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]/SDA	D[0]/SCK	Function
1 <sup>st</sup>	*	*					R[5:0]		8 bits bus/color mode(RGB666)
2 <sup>nd</sup>	*	*					G[5:0]		Serial interface(D7~D0)/color mode(262k colors)
3 <sup>rd</sup>	*	*					B[5:0]		
1 <sup>st</sup>				R[4:0]			G[5:3]		8 bits bus/color mode(RGB565)
2 <sup>nd</sup>				G[2:0]			B[4:0]		Serial interface(D7~D0)/color mode (262k colors)
1 <sup>st</sup>	*	*					DATA[5:0]		8 bits bus/mono mode(64 Gray)
1 <sup>st</sup>	P7	P6	P5	P4	P3	P2	P1	P0	8 bits bus/mono mode(2 Gray)


If the pixels of a line travel across the line boundary, the pixel position return to the beginning of the line and continue to traverse the line till the number of pixels satisfy. Then, the pixel position goes to the “column start” of the next line. The following 3 figures illustrate the behavior.



Example: for color mode(RGB666), write data: 00h, 01h, ..., 0Bh



Example: for color mode(RGB565), write data: D0\_A, D0\_B, ..., D4\_A, D4\_Bh  
 RGB565(R[4:0], G[5:0], B[4:0]) be transferred to RGB666(R[4:0], 1'b0, G[5:0], B[4:0], 1'b0).



	0	1	2	3	4	Column																123	124	125	126	127		
0	00	01	02	03	04	05	06	07	08	09	0A	0B																
1																												
2																												
3																												
4																												
5																												
Row																												
90																												
91																												
92																												
93																												
94																												
95																												

CMD 83h

DAT 00h

DAT 01h

DAT 02h

DAT 03h

DAT 04h

DAT 05h

DAT 06h

DAT 07h

DAT 08h

DAT 09h

DAT 0Ah

DAT 0Bh

Column

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	123	124	125	126	127
0	D1[0]	D1[1]	D1[2]	D1[3]	D1[4]	D1[5]	D1[6]	D1[7]	D2[0]	D2[1]	D2[2]	D2[3]	D2[4]	D2[5]	D2[6]	D2[7]					
1																					
2																					

Row


90																					
91																					
92																					
93																					
94																					
95																					

MD 83


D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]	D2[7]	D2[6]	D2[5]	D2[4]	D2[3]	D2[2]	D2[1]	D2[0]
-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------

## 8.5 INTERFACE TIMING CHART

### SERIAL PERIPHERAL INTERFACE (SPI-4WIRE) CHARACTERISTICS



### SERIAL PERIPHERAL INTERFACE




Item	Description	Min.	Typ.	Max.	Units
Tsck	Clock cycle time	40	50	-	ns
Trs_s / Trs_h	RS setup & hold time	20/20	-	-	ns
Tcs_s / Tcs_h	CS# setup & hold time	20/20	-	-	ns
Tdata_s / Tdata_h	Data setup & hold time	20/20	-	-	ns
Tsck_low / Tsck_high	-	20/20	-	-	ns
Tsck_rise / Tsck_fall	-	-	-	15/15	ns
Tsd_o_z	SDO output hi-Z	-	-	20	ns


# 9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

## 9.1 POWER ON / OFF SEQUENCE

### VDD AND VHA POWER SEQUENCE TIMING




### POWER-ON AND RESET TIMING



Item	Unit (μs)
t1	600
t2	100


### MINIMUM LOW-ACTIVE PULSE WIDTH REQUIRED FOR RES# PIN

Minimum Pulse Width for RES# Pin	Min.	Description
$t_{RES\#}$	$T_{OSC} * 40$	$t_{RES\#} \rightarrow$ Valid RES# signal



Note: In standby mode, low of RES# cannot reset the chip.

## 9.2 APPLICATION CIRCUIT



### Recommend components:

C1, C4: 4.7uF/25V (0805)

C2, C3: 1uF/6.3V (0603)

U: P43202

The circuit is the SPI interface.

## 9.3 COMMAND TABLE

Refer to IC Spec.: PT6891



## 10. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85°C, 240hrs	5
2	High temp. (Operation)	70°C, 120hrs	5
3	Low temp. (Operation)	-40°C, 120hrs	5
4	High temp. / High humidity (Operation)	65°C, 90%RH, 96hrs	5
5	Thermal shock (Non-operation)	-40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 20 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle 、3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5


### Test and measurement conditions

1. All measurements shall not be started until the specimens attain to temperature stability.
2. The degradation of Polarizer are ignored for item 1, 4 & 5.

### Evaluation criteria

1. The function test is OK.
2. No observable defects.
3. Luminance: > 50% of initial value.
4. Current consumption: within  $\pm 50\%$  of initial value.

深圳市鱼鹰光电科技有限公司  
Shenzhen Osprey Optoelectronics Technology Co., Ltd.




## 12. PACKING SPECIFICATION


Revision	Date	Note
A1	2022/06/02	First release.


① 80L9843202000  
MODULE ASSY




② 700P432011001  
TRAY




③ 7003010001001  
BENTONITE DESICCANT(5G)  
x 12 PCS




④ 7003003001011  
Anti-Static Shielding Vacuum Bag




⑤ RTD3003000016  
Antistatic Bubble bag




⑥ 7003001001101  
PIZZA BOX  
x 2 PCS




⑦ 7003000001101  
CARTON




⑧ RTD30060000000  
HI-FI LABEL 8cm\*8cm



⑨ RTD3208000125  
OPP Tape



⑨ RTD3208000125  
OPP Tape



A Pile of Trays (rotate stack)  
Products => 20 Layers  
Buffer => Top 1 layer (empty)

x 21 PCS

ITEM	PART No.	DESC	QTY
1	80L9843202000	MODULE ASSY FOR P43202 FULL	1920
2	700P432011001	TRAY 330x270x10.7mm, T=0.7mm, PS, P43201-H	42
3	7003010001001	5G BENTONITE DESICCANT 膨潤土乾燥劑	24
4	7003003001011	真空包裝袋, 285x90x480mm ANTIS	2
5	RTD30030000016	ANTI STATIC BUBBLE BAG 440x(350+100)mm	2
6	7003001001101	PIZZA BOX 345x285x88mm, B 號, RoHS-H2	2
7	7003000001101	單色 CARTON 385x305x203mm, AB 號, RoHS-H2	1
8	RTD30060000000	HI-FI LABEL 8cm*8cm	3
9	RTD3208000125	封箱膠帶, 48mm*910cm, OPP	1

General Tolerance		CONFIDENTIAL		Scale	Unit	Sheet	PROJECT CODE
Length (mm)	Tolerance (mm)	TRE	Angle	x	x	1/1	OED076-2895F001-C12
0 ~ 8	±0.1	M.E.	E.E.	Module	Spec.	Approved	PART NAME
8 ~ 25	±0.2	Wenyan Huang		Valerie Lo	Ann Tsai	Johnson Hsu	Packing Tray / Instruction
25 ~ 50	±0.3						PARTS NO.
							OED076-2895F001-C12
							VERSION
							01
							VERSION
							01

**深圳市鱼鹰光电科技有限公司**  
**Shenzhen Osprey Optoelectronics Technology Co., Ltd.**

## 13. OUTGOING INSPECTION PROVISION

### 1. 抽樣方法 / SAMPLING METHOD

- (1) MIL-STD-1916 / 驗證水準 level III / 正常檢驗 / 單次樣品檢驗  
MIL-STD-1916 / inspection level III / normal inspection / single sample inspection
- (2) 主要缺陷 Level III ; 次要缺陷 Level II  
Major Level III ; Minor Level II

MIL-STD-1916 樣本代字對照表							
批量	驗證水準 (VL)						
	VII	VI	V	IV	III	II	I
2 ~ 170	A	A	A	A	A	A	A
171 ~ 288	A	A	A	A	A	A	B
289 ~ 544	A	A	A	A	A	B	C
545 ~ 960	A	A	A	A	B	C	D
961 ~ 1632	A	A	A	B	C	D	E
1633 ~ 3072	A	A	B	C	D	E	E
3073 ~ 5440	A	B	C	D	E	E	E
5441 ~ 9216	B	C	D	E	E	E	E
9217 ~ 17408	C	D	E	E	E	E	E
17409 ~ 30720	D	E	E	E	E	E	E
≥ 30721	E	E	E	E	E	E	E

樣本代字 (CL)	驗證水準(VL)							
	T	VII	VI	V	IV	III	II	I
	樣本大小							
A	3072	1280	512	192	80	32	12	5
B	4096	1536	640	256	96	40	16	6
C	5120	2048	768	320	128	48	20	8
D	6144	2560	1024	384	160	64	24	10
E	8192	3072	1280	512	192	80	32	12

## 2. 檢驗條件 / INSPECTION CONDITION

檢查和測量在下列條件下進行的，除非另有規定。

The inspection and measurement are performed under the following conditions, unless otherwise specified.

溫度 / Temperature:  $25\pm 5^{\circ}\text{C}$

濕度 / Humidity:  $50\pm 10\%\text{R.H.}$

壓力 / Pressure: 860~1060hPa (mbar)

檢驗員拿的面板和眼睛之間的距離 / Distance between the panel and eyes of the inspector  $\geq 30\text{cm}$






### 3. 品質檢驗規格 / SPECIFICATION FOR QUALITY CHECK

#### 3.1 缺陷分類 / DEFECT CLASSIFICATION

嚴重度 Severity	檢驗項目 Inspection Item	缺陷 Defect	備註 Remark
主要缺陷 Major Defect	1. 面板 Panel	(1) 無顯示 Non-displaying	
		(2) 線缺陷 Line defects	
		(3) 故障 Malfunction	
		(4) 玻璃破損 Glass cracked	
	2. 軟板 Film	(1) 軟板尺寸超規 Film dimension out of specification	不能組裝 Can not be assembled
	3. 尺寸 Dimension	(1) 外形尺寸超規 Outline dimension out of specification	
次要缺陷 Minor Defect	1. 面板 Panel	(1) 玻璃刮傷 Glass scratch	外觀缺陷 Appearance defect
		(2) 玻璃切割異常 Glass cutting NG	
		(3) 玻璃崩邊、崩角 Glass chip	
	2. 偏光板 Polarizer	(1) 偏光板刮傷 Polarizer scratch	
		(2) 表面汙漬 Stains on surface	
		(3) 偏光板氣泡 Polarizer bubbles	
	3. 顯示 Displaying	(1) 暗點、亮點、髒污 Dim spot·Bright spot·dust	
	4. 軟板 Film	(1) 損傷 Damage	
		(2) 異物 Foreign material	

### 3.2 出貨規格 / OUTGOING SPECIFICATION

項目 Item	描述 Description	標準 Criterion	允收 水準 AQL															
I. 面板 Panel	1. 玻璃刮傷 Glass scratch	<table><tr><th>寬 / Width (mm) W</th><th>長 / Length (mm) L</th><th>容許個數 number of pieces permitted</th></tr><tr><td><math>W \leq 0.03</math></td><td>忽略 Ignore</td><td>忽略 Ignore</td></tr><tr><td><math>0.03 &lt; W \leq 0.05</math></td><td><math>L \leq 3</math></td><td>3</td></tr><tr><td><math>0.05 &lt; W</math></td><td>-----</td><td>無 None</td></tr><tr><td>顯示區外 beyond A.A.</td><td>-----</td><td>忽略 Ignore</td></tr></table>	寬 / Width (mm) W	長 / Length (mm) L	容許個數 number of pieces permitted	$W \leq 0.03$	忽略 Ignore	忽略 Ignore	$0.03 < W \leq 0.05$	$L \leq 3$	3	$0.05 < W$	-----	無 None	顯示區外 beyond A.A.	-----	忽略 Ignore	次要 Minor
	寬 / Width (mm) W	長 / Length (mm) L	容許個數 number of pieces permitted															
	$W \leq 0.03$	忽略 Ignore	忽略 Ignore															
	$0.03 < W \leq 0.05$	$L \leq 3$	3															
$0.05 < W$	-----	無 None																
顯示區外 beyond A.A.	-----	忽略 Ignore																
	2. 玻璃破損 Glass crack	(1) 裂紋 / Crack 擴展裂紋是不能接受的。 Propagation crack is not acceptable. 	主要 Major															
	3. 玻璃崩邊、崩角 Glass chip	(1) 崩角 / Chip on corner 	次要 Minor															
		(2) 崩邊 / Chip on edge 	次要 Minor															



項目 Item	描述 Description	標準 Criterion	允收 水準 AQL																
I. 面板 Panel	3. 玻璃崩邊、崩角 Glass chip	<table><tr><td>崩角 Chip on corner</td><td>Size (mm)</td><td>崩邊 Chip on edge</td><td>Size (mm)</td></tr><tr><td>X</td><td>≤1.5</td><td>X</td><td>≤3.0</td></tr><tr><td>Y</td><td>≤2.0</td><td>Y</td><td>≤1.0</td></tr><tr><td>Z</td><td>≤t</td><td>Z</td><td>≤t</td></tr></table> <p>備註 / Note: 1. t = 玻璃厚度 t = glass thickness 2. 崩邊或崩角延伸到 ITO 導線是不能接受的。 Chip on the corner extending into the ITO contact is not acceptable.</p>	崩角 Chip on corner	Size (mm)	崩邊 Chip on edge	Size (mm)	X	≤1.5	X	≤3.0	Y	≤2.0	Y	≤1.0	Z	≤t	Z	≤t	次要 Minor
	崩角 Chip on corner	Size (mm)	崩邊 Chip on edge	Size (mm)															
X	≤1.5	X	≤3.0																
Y	≤2.0	Y	≤1.0																
Z	≤t	Z	≤t																
	4. 尺寸 Dimension	請參閱圖紙的規範。 Refer to the drawing of the spec	主要 Major																
II. 偏光板 Polarizer	1. 刮傷 Scratch	點狀按照“項目 II-3 偏光板氣泡”的標準。 Spot type in accordance with the criteria of “Item II-3. Polarizer bubble”. 線狀按照“項目 I-1 玻璃刮傷”的標準。 Line type in accordance with the criteria of “Item I-1. Glass scratch”.	次要 Minor																
	2. 表面汙漬 Stains on surface	表面汙漬無法用軟布或類似的清潔物輕輕擦拭去除。 Stains cannot be removed even when wiped lightly with a soft cloth or similar cleaning.	次要 Minor																
	3. 偏光板氣泡 Polarizer bubble	<table><tr><td></td><td>(mm)</td></tr><tr><td>尺寸 Size</td><td>容許個數 number of pieces permitted</td></tr><tr><td>Φ ≤ 0.2</td><td>忽略 Ignore</td></tr><tr><td>0.2 &lt; Φ ≤ 0.5</td><td>2</td></tr><tr><td>0.5 &lt; Φ</td><td>0</td></tr><tr><td>顯示區外 beyond A.A.</td><td>忽略 lg ore</td></tr></table>		(mm)	尺寸 Size	容許個數 number of pieces permitted	Φ ≤ 0.2	忽略 Ignore	0.2 < Φ ≤ 0.5	2	0.5 < Φ	0	顯示區外 beyond A.A.	忽略 lg ore	次要 Minor				
	(mm)																		
尺寸 Size	容許個數 number of pieces permitted																		
Φ ≤ 0.2	忽略 Ignore																		
0.2 < Φ ≤ 0.5	2																		
0.5 < Φ	0																		
顯示區外 beyond A.A.	忽略 lg ore																		



項目 Item	描述 Description	標準 Criterion	允收 水準 AQL											
III. 顯示 Displaying	1. 耗電 Power consumption	該模組的工作電流消耗不應超出產品規格書的規範。 The module operating current consumption should not go beyond the standard indicated in Product Specification	主要 Major											
	2. 像素尺寸 Pixel size	顯示像素的尺寸的公差應規格的±25%之內。 The tolerance of display pixel dimension should be within ±25% of specification.	次要 Minor											
	3. 顏色 Color	依據產品規格。 Refer to the product specification.	主要 Major											
	4. 亮度 Luminance	依據產品規格。 Refer to the product specification.	主要 Major											
	5. 暗點、亮點、 髒污 Dimming spot、Lighting spot、Dust	1. <table><tr><th>平均直徑 Average diameter D:(mm)</th><th>容許個數 number of pieces permitted</th></tr><tr><td>D ≤0.1</td><td>忽略 Ignore</td></tr><tr><td>0.1 &lt; D ≤0.15</td><td>1</td></tr><tr><td>0.15&lt; D ≤0.2</td><td>1</td></tr><tr><td>0.2 &lt; D</td><td>0</td></tr><tr><td>顯示區外 beyond A.A.</td><td>忽略 Ignore</td></tr></table> <div>D=長邊直徑 D=long diameter 像素暗點是不允許。 Pixel off is not allowed.</div>	平均直徑 Average diameter D:(mm)	容許個數 number of pieces permitted	D ≤0.1	忽略 Ignore	0.1 < D ≤0.15	1	0.15< D ≤0.2	1	0.2 < D	0	顯示區外 beyond A.A.	忽略 Ignore
平均直徑 Average diameter D:(mm)	容許個數 number of pieces permitted													
D ≤0.1	忽略 Ignore													
0.1 < D ≤0.15	1													
0.15< D ≤0.2	1													
0.2 < D	0													
顯示區外 beyond A.A.	忽略 Ignore													



## 14. APPENDIXES

### APPENDIX 1: DEFINITIONS

#### A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

#### B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

$$\text{Contrast Ratio} = \frac{\text{Luminance of all pixels on measurement}}{\text{Luminance of all pixels off measurement}}$$

#### C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time  $T_r$  is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time  $T_f$  is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2 Response time

## D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.




Figure 3 Viewing angle

*osptek*<sup>®</sup>

## PPENDIX 2: MEASUREMENT APPARATUS

### A. LUMINANCE/COLOR COORDINATE


PHOTO RESEARCH PR-670, Konica Minolta CA-410

**Measurement**

**Header**

**Panel**

**Plate Form**



**PR-670 /**

**Konica Minolta CA-410  
Color Analyzer**

### B. CONTRAST / RESPONSE TIME / VIEWING ANGLE


WESTAR CORPORATION FPM-510

**Measurement**

**Header**


**Panel**

**Plate Form**



**Westar FPM-510  
Display Contrast /  
Response time /  
View angle Analyzer**

### C. ESD ON AIR DISCHARGE MODE



*osptek*<sup>®</sup>

## APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE

### *Precautions for Handling*


1. When handling the module, wear powder-free anti static rubber finger cots/ anti-static clothing, anti-static gloves ,antistatic wrist strap and anti-static shoes

The environment should dispose the static elimination blower, anti-static pad, anti-static chair, and anti-static floor. The humidity maintains usually more than 40%




2. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).





3. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.





4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.




5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.




7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.




8. Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area  $>1.5\text{mm}$ ;  $R>0.5\text{mm}$ ).



9. Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance  $>1.5\text{mm}$ .




Use finger to insert COF /FPC into the connector when assembling the panel.  
Please refer to the photo.



10. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
11. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
12. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering, and also avoid the high temperature to damage the Organic light-emitting materials.



13. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
14. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
15. Suggestion for soldering process:
  - i. TAB Lead- free soldering hot bar process
    1. Use pulse heated bonding tool equipment
    2. Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.S
    3. Bonding Force:--4kg per centimeter square as the starting point.
    4. Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.



- ii. TAB Lead- free soldering wire process
 

In case of manual soldering (Lead- free solder wire)

      1. Solder wire contact iron directly:  $280 \pm 5^{\circ}\text{C}$  at 3-5secs
      2. Solder wire contact TAB lead directly (near iron but not contact):  $380 \pm 5^{\circ}\text{C}$ , 3-5secs
      3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
    - iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below  $380^{\circ}\text{C}$ . Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.

## *Precautions for Electrical*

### **1. Design using the settings in the specification**

It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

### **2. Maximum Ratings**

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

### **3. Power on/off procedure**

To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure in the section 9.

. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.


The logo for Osptek, featuring a stylized bird or wing graphic above the word "osptek" in a lowercase, sans-serif font, with a registered trademark symbol (®) to the upper right of the "k".



#### 4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



#### 5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.


#### 6. Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following four strategies to minimize image sticking.

1. Employ image scrolling or animation to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
2. Minimize the use of all-pixels-on or full white background in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays.
3. Avoid displaying the characters or menu with high brightness level in a fix position for a long time or repeatedly. If necessary, using the auto fadeout technology.
4. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.




Scrolling example



## *Precautions for Mechanical*

### **1. Cushion or Buffer tape on the cover glass**

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

### **2. Avoid excessive bending of film when handling or designing the panel into the product**

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.



## *Precautions for Storage and Reliability Test*

### **1. Storage**

Store the packed cartons or packages at  $25^{\circ}\text{C}\pm 5^{\circ}\text{C}$ ,  $55\%\pm 10\%\text{RH}$ . Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.

### **2. Reliability Test**

Osptek only guarantees the reliability of the OLEDs under the test conditions and durations listed in the specification.

