
## 7.9 Multi-function registers

A designer commonly wants to **clear** a register, meaning to load 0's. Registers commonly come with a control input named register with clear and load control inputs can be implemented using 4x1 muxes. A register with multiple functions, like clear called a **multi-function register**.




PARTICIPATION

**ACTIVITY** 

7.9.2: Trace a register's behavior: Load and clear.

For the given values of D, clr, ld, and clk, indicate the register's Q value.



1) (a)

Q =

**Check** Show answer

2) (b)

Q =

Check Show answer

3) (c)

Q =


**Check** Show answer

4) (d)

Q =


**Check** Show answer

A **shift register** shifts contents by one position, shifting in a new bit too. Ex: A 4-bit right-shift register holding 1100 become shift, assuming the shifted-in bit is 0; the rightmost bit (0) is discarded.




For the given values of D, shr, shr_in, Id, and clk, indicate the register's Q value.	
1) D is 111, shr_in is 0, shr is 0, ld is 0, and Q is 101. clk rises. What does Q become?	-
Check Show answer	
2) D is 111, shr_in is 0, shr is 0, ld is 1, and Q is 101. clk rises. What does Q become?	•
Check Show answer	
3) D is 111, shr_in is 0, shr is 1, ld is 0, and Q is 101. clk rises. What does Q become?	-
Check Show answer	
4) D is 111, shr_in is 1, shr is 1, ld is 0, and Q is 101. clk rises. What does Q become?	•
Check Show answer	

A register can have various combinations of functions, such as load, clear, and increment. Some simple combinational logi the control signals to mux select lines.



PARTICIPATION ACTIVITY

7.9.6: Multi-function registers: Load, clear, invert.



ld	clr	inv	s1	s0	Register function
0	0	0	0	0	Maintain
0	0	1	(F)		Invert bits
0	1	0	(G)		Clear
0	1	1	0	0	(Maintain)
1	0	0	(H)		Load
1	0	1	0	0	(Maintain)
1	1	0	0	0	(Maintain)
1	1	1	0	0	(Maintain)

- 1) (F)
  - 0 s1s0 = 00
  - 0 s1s0 = 01
  - O s1s0 = 10
- 2) (G)
  - 0 s1s0 = 00
  - O s1s0 = 10
  - Os1s0 = 11
- 3) (H)
  - O s1s0 = 11
  - Os1s0 = 10

O s1s0 = 01



Provide feedback on this section