# 7.2 Jump/branch immediates

Most parts of an assembly instruction are straightforwardly translatable to a machine instruction field. An operation like ad opcode like 00100, each register, like \$11, has a specific encoding like 01001, etc. However, the immediate field for a jump c instruction is more involved.

### **Jump immediates**

A jump assembly instruction (j or jal) jumps to a label representing an address in instruction memory. An address is 32 bits machine instruction only has a 26-bit immediate field. Because an address is always a multiple of 4, the rightmost two bits and thus are omitted, meaning those 26 bits represent 28 bits. To form a 32-bit address, the processor copies the uppermost jump instruction's address. Thus, a jump instruction can only jump to addresses whose uppermost 4 bits are the same as 1 jump instruction.

Determining a label's address is discussed in another section on assemblers.



## PARTICIPATION ACTIVITY

7.2.2: Jump instruction immediate.


In the binary addresses below, the .. means enough 0's to form the indicated number of bits.

- 1) For instruction **j** Label, the address of Label is determined to be 40. What is the machine instruction's immediate field? (Each choice is 26 bits)
  - 0..0101000
  - 0..01010
  - 0..0101
- 2) For instruction **j** Label, the address of Label is determined to be 2004. What is the machine instruction's immediate field? (Each choice is 26 bits) (Hint: 2004 is 0..011111010100 in binary).
  - 0..011111010100
  - 0..0111110101
  - 0..01111101010000
- 3) Instruction **j Label** is at address 0000..1000 (32 bits). Given an immediate field of 0..0111 (26 bits), what address will the CPU construct?
  - O 0000..0111 (32 bits)
  - O 0000..011100 (26 bits)

- O 0000..011100 (32 bits)
- 4) Instruction **j Label** is at address 0110..1000 (32 bits). Given an immediate field of 0..0111 (26 bits), what address will the CPU construct?
  - O 0000..011100 (26 bits)
  - O 0000..011100 (32 bits)
  - O 0110..011100 (32 bits)

#### **Branch immediates**

A branch assembly instruction (beq or bne) also branches to a label representing an address, but a branch's machine instruction instruction's address. Thus, that 16-bit field instead indicates an offset from instruction's address. Offsets must be a multiple of 4, so the rightmost two bits are always 00, and thus omitted. Branches to addresses reachable by an 18-bit offset from the current address, meaning a range of -2<sup>17</sup> (-131,072) to +2<sup>17</sup>-4 (131,068) range is OK because branches are usually to nearby addresses.



32-bit address

### Why is the offset from the next instruction's address?

The processor's hardware keeps track of the current instruction's address using a hardware component called a program counter (PC). When fetching the current machine instruction from memory, the processor immediately adds 4 to the PC, in preparation for fetching the next instruction. If the current instruction branches, the offset is added to that PC + 4 value.

An address specified as an offset to the PC is called a **PC-relative address** 

## PARTICIPATION ACTIVITY

7.2.4: Branch instruction immediate.

In binary addresses below, the .. means enough 0's to form the indicated number of bits.

- 1) For instruction beq \$t0, \$t1, Label, beq's next instruction's address is 40, and Label's address is 60. What is the offset in decimal, before any adjustments for filling the 16-bit immediate field?
  - O 20
  - **O** 40
  - **O** 60
- 2) For instruction **beq \$t0, \$t1, Label**, the beq instruction's address is 40, and

		7.2. Jump/branon inin
	in dec filling O	's address is 60. What is the offset cimal, before any adjustments for the 16-bit immediate field? 16 20 24
3)	deteri adjus	branch instruction, the offset is mined to be 32 (before tments). What will the 16-bit ediate field be?
	0	0010
	0	001000
	0	00100000
1)	For instruction beq \$t0, \$t1, Labe the beq instruction's address is 40, and Label's address is 60. What is the machine instructions 16-bit immediate field?	
	0	0010000
	0	00100
	0	00101
5)	For instruction beq \$t0, \$t1, Label the beq instruction's address is 40, and Label's address is 32. What is the offse in decimal, before any adjustments for	

filling the 16-bit field?

O 4

