


3.28 Carry-lookahead adders

A carry-ripple adder has a drawback of long delay, due to each digit having to wait for carries to ripple through earlier digits. **lookahead adder** uses logic to quickly pre-compute the carry for each digit, and thus has less delay than a carry-ripple adder, representing a tradeoff.

PARTICIPATION ACTIVITY

3.28.1: Carry-lookahead adder has less delay, but larger size, due to logic that pre-computes carries to avoid rippling.

Start ☐ 2x speed



PARTICIPATION ACTIVITY

3.28.2: Adder tradeoffs.

1) Which adder type has shorter delay?

☐ Carry-ripple

☐

Carry-lookahead

2) Which adder type requires fewer gates?

- ☐ Carry-ripple
- ☐ Carry-lookahead

The basic lookahead idea is to create a circuit that quickly computes whether a digit's output carry will be 1 or 0. Each digit circuit makes use of two values, g and p .


- When a AND b are both 1's, the digit **generates** a carry-out of 1 regardless of the carry-in. Let $g = ab$.
- When a OR b is 1, the digit sets carry-out to 1 if the carry-in is 1, akin to the digit **propagating** the carry-in to carry-out.

With those two values, the expression for each digit's carry-out is $co = ab + (a + b)ci = g + p \cdot ci$. Each digit's carry-in can then be connected to the digit-to-the-right's carry-out (being connected), yielding two-level logic for each carry-in bit. Thus, all carry bits can be computed without any rippling, at the expense of the large number of gates in the carry-lookahead logic.

**PARTICIPATION
ACTIVITY**

3.28.3: Carry-lookahead adders.

Start ☐ 2x speed



a3	a2	a1	a0	
1	1	0	0	
+ b3	b2	b1	b0	
1	0	0	1	
cout	s3	s2	s1	s0
1	0	0	1	0
1	0	1	1	0

Digit carry-out is 1 if:

$$ab + (a + b)ci$$

Let $g = ab$ Let $p = (a + b)$

1	0	1	1	0
$c_3 = g_3 + p_3c_2$	$c_2 = g_2 + p_2c_1$	$c_1 = g_1 + p_1c_0$	$c_0 = a_0b_0 + (a_0 + b_0)c_{in}$	
...	...	$c_1 = g_1 + p_1(g_0 + p_0c_{in})$	$c_0 = g_0 + p_0c_{in}$	
		$c_1 = g_1 + p_1g_0 + p_1p_0c_{in}$		
	$c_2 = g_2 + p_2g_1 + p_2p_1g_0 + p_2p_1p_0c_{in}$			
$c_3 = g_3 + p_3g_2 + p_3p_2g_1 + p_3p_2p_1g_0 + p_3p_2p_1p_0c_{in}$				

**PARTICIPATION
ACTIVITY**

3.28.4: Carry-lookahead adder.

Consider a 4-bit carry-lookahead adder.

1) Given $a_0 = 0$ and $b_0 = 1$, $g_0 = ?$

Check[Show answer](#)

2) Given $a_0 = 0$ and $b_0 = 1$, $p_0 = ?$

Check[Show answer](#)

3) Given $g_0 = 0$, $p_0 = 1$, and $c_{in} = 0$, $c_0 = ?$

Check**Show answer**

- 4) Given $g_1 = 0$, $p_1 = 1$, $g_0 = 0$, $p_0 = 1$, and $c_{in} = 0$, what is c_1 ?

Note: $c_1 = g_1 + p_1 c_0 = g_1 + p_1 g_0 + p_1 p_0 c_{in}$.

Check**Show answer****PARTICIPATION
ACTIVITY**

3.28.5: Carry lookahead size and delay.

Consider a 4-bit carry-lookahead adder. (Note: Assume every gate input requires 2 transistors and ignore inverters.)

- 1) c_0 's circuit has ___ gate-delays from the lookahead block's p/g inputs to the c_0 output.

- ☐ 2
☐ 4

- 2) c_3 's circuit has ___ gate-delays from the lookahead block's p/g inputs to the c_3 output.

- ☐ 2
☐ 8

- 3) c_0 's circuit has ___ transistors.

- ☐ 2

☐ 8

4) c3's circuit has ___ transistors.

☐ 8

☐ 38

5) Consider 8-bit lookahead logic. c7's circuit would have ___ transistors. Hint: ANDs: $4 + 6 + 8 + \dots + 18$, OR: 18.

☐ 38

☐ 106

The lookahead logic gets dramatically larger for wider adders. (And slower too in reality, because for example 18-input gate slower than 2-input gates.) Thus, a designer might construct a 32-bit adder by connecting 8 4-bit carry-lookahead adder blocks in ripple fashion, for example.

 **Provide feedback on this section**