
Ambient Energy
Harvester
Impedance Matching
Power Management/ Conditioning
AC-DC Converter
DC-DC Converter
Controller
Energy Storage
Sensor/ Compute


EH + Sense + Compute
EH + Sense + Compute
EH + Sense + Compute
H
H: Harvest
S/C: Sense & Compute
M: Communicate
S/C
Sensor state transition
M
Decompress + Infer + Ensemble
Legend:
sensor
Host




Importance
Sampling
Original Data
Coreset


Original Data
Clustering
Coreset
Recovery
Recovered Data


Power
Frequency
Actual Sample
Noise
Generated Sample
D
Discriminator
Reconstructed Power
% Error in Reconstuction
Frequency
Recovered Signal
Latent Space
G
Generator
Close to actual?
Finetune


Sensor Node
H
S/C
M
Harvestor
Correlation
16bit DNN (x-bar)
12bit DNN (x-bar
Coreset: Imp Smp/Clust.
Power-Pred + Decision Logic (MCU)
Sensor Data
Wireless Communication
Seeker Ecosystem
EH + Sense + Compute
EH + Sense + Compute
EH + Sense + Compute
Host
Coreset Reconstruct
DNN for Recovery
Cluster Recovery
Classfied Results
DNN for Inference
Ensemble Engine


Start
Current Data
Last Data
1a
Correlation
1b
Similar?
Yes
Last Classification Result
No
Power Predictor + Control
2a
Quantized DNN?
Yes
2b
DNN Inference
No
Clustering + send?
Yes
Clustering Coreset Construction + AAC
Send
No
Importance Sampling + Send?
Yes
Importance Sampling Coreset Construction
No
End


Start
Current Data
Last Data
1a
Correlation
1b
Similar?
Yes
Last Classification Result
No
Power Predictor + Control
2a
Quantized DNN?
Yes
2b
DNN Inference
No
Clustering + send?
Yes
Clustering Coreset Construction + AAC
Send
Importance Sampling + Send?
Yes
Importance Sampling Coreset Construction
No
No
End


Start
Micro-Profile
Hyper-Params
Parm History
Train
No
Yes
Cfg Ch?
New Cfg?
End






Double Buffered Filter
Morphable
Systolic Array
Double Buffered IF Map
Global Scratch-pad
Double Buffered OF Map
Activation
Normalize & Pooling
Micro-profiler
Power Predictor
Examplar
Represntation Learning
Host
DRAM


Examplar
Feature Ext
Represntation Learning
Feature Vectors
$(\Phi(p))$
$\mu_y \leftarrow \frac{1}{P_y} \sum_{p \in P_y} \Phi(p)$
$y^* \leftarrow \min_{y=1...t} ||\Phi(x) - \mu_y||$
Classification Loss
Distilation Loss
KNN Classifier
$L_2 LossOptimizer$


Start
Micro-Profile
Hyper-Params
Parm History
Train
No
Yes
Cfg Ch?
New Cfg?
End


Micro-profiler
Power Predictor
Pram History Table
$\Psi^p : BS, LR, num_hidden, subsample, LL$
Update PHT
SA Compute Block
$l = \frac{1}{\beta_0 \cdot k + \beta_1} + \beta_2$
$Loss[\cdot]$
$< Drift, \Psi_i^p >$
$< \Psi_i^p >$

t = 0 t = 1 t = 6 t = 7

PE Level

A3 A2 A1 / A5 A4 0 / A7 0 0 → W1 W4 W7 / W2 W5 W8 / W3 W6 W9

A4 A3 A2 / A6 A5 A4 / A8 A7 0 → W1A1 W4 W7 / W2 W5 W8 / W3 W6 W9

C3 C2 C1 / C5 C4 B6 / C7 B9 B8 → B3W1 B2W4 B1W7 / B5W2+ B2W1 B4W5+ B1W4 A6W8+ A3W7 / B7W3+ B4W2 B1W1 A9W6+ A6W5+ A3W4 A8W9+ A5W8+ A2W7

D1 C3 C2 / C6 C5 C4 / C8 C7 B9 → C1W1 B3W4 B2W7 / B6W2+ B1W1 B5W5+ B2W4 B4W8+ B1W7 / B8W3+ B5W2+ B2W1 B7W6+ B4W5+ B1W4 A9W9+ A6W8+ A3W7

A3 A2 A1 — I-Txn-00

A6 A5 A4 — I-Txn-01

A9 A8 A7 — I-Txn-02

Placing I-Txn-Var in the SA Grid

$kernel_size = k \times k$

$SA_Size = \#MACs / kernel_size$

$Space_Placement \leftarrow \lfloor (Var/k)\%SA_Size \rfloor$

$Time_Placement \leftarrow (Var\%k)$

$Channel_Placement \leftarrow channel\#\%\#Tiles$

Weight Stationary Convolution Toy Example

C1 C2 C3 / C4 B1 B2 B3 / C7 B4 A1 A2 A3 / B7 A4 A5 A6 / A7 A8 A9 — W1 W2 W3 / W4 W5 W6 / W7 W8 W9

Y_a3 Y_a5 Y_a7 / Y_a2 Y_a4 / Y_a1

Y_b1 Y_a6 Y_a8 / Y_a3 Y_a5 Y_a7 / Y_a2 Y_a4 / Y_a1

Input Stream Tile 0 Tile 1 Tile 2 Tile n

A3 A2 A1 / A5 A4 0 / A7 0 0 → U1 U4 U7 / U2 U5 U8 / U3 U6 U9

A3 A2 A1 / A5 A4 0 / A7 0 0 → V1 V4 V7 / V2 V5 V8 / V3 V6 V9

A3 A2 A1 / A5 A4 0 / A7 0 0 → W1 W4 W7 / W2 W5 W8 / W3 W6 W8

A3 A2 A1 / A5 A4 0 / A7 0 0 → X1 X4 X7 / X2 X5 X8 / X3 X6 X9

Tile Level

Banked 1 - 16

Weights

Input Stream ×4

T0 T1 T2 T3 / T4 T5 T6 T7 / T8 T9 T10 T11 / T12 T13 T14 T15

Global Scratchpad

Banked 1 - 16

Output Stream

Banked 1 - 16

Power Level -1

Banked 1 - 4

Weights

Input Stream ×2

T8 T9 / T12 T13

Global Scratchpad

Banked 1 - 4

Output Stream

Banked 1 - 4

Power Level -2

Banked 1 - 1

Weights

Input Stream

T12

Global Scratchpad

Banked 1 - 1

Output Stream

Banked 1 - 1

Power Level -3

Accelerator Level


Time
T1
T2
T3
T4
LKDQ: 1B x
16 deep /Tile


2N # NV-SRAM
(NB-Size = Th* I-Stream Size)
Th Energy Equivalence:
2 x (Data Movement
NB-Size) < Compute NB-Size
Input Stream
Weights
Control
Output Stream
NxN
Orchestrator
(4x4 here)
NV Queue
NV Queue
NV Queue
Global
Scratchpad
T0
T1
T4
T5
T6
T8
T9
T10
T12
T13
T14
NV Queue
NV Queue
NV Queue
NV Queue


Time
Time
Active Tile List
T3T15T9T11T1
Tile-WQ
Association
1 2 1 2 1
#Pending WQ
Active Tile List
T3T15T9T11T1
2 3 2 4 1
Tile-WQ
Association
Working
WQ is empty
Work < Avg_Work
Work >= Avg_Work
Work>= Avg_Work
Work< Avg_Work
Steal WQ
No New WQ
Seek New
WQ
Work< Avg_Work
Max Load Tile
Update Average
Tile-WQ
Association
Active Tile List
T3T15T9T11T1T2
0 1 0 1 0 0
#Pending WQ
Active Tile List
T3T15T9T11T1T2
1 0 1 0 1 1
Tile-WQ
Association
Time
Time


Power and accuracy aware Intermittent Continuous Learning
c
Micro-profiler
Representation Learning
Examplar
b
a
a
DNN-1
DNN-2
DNN-k
b
Not Tranined
Tranined
Available power
c
Compute
Solar Powered


Edge Model
Classify
Confidence Matrix
Yes
Exemplar
Discard Frame
No
Low Conf Frame?
Yes
M1
M2
M3
Majority Voting Labeling


Available power
Compute


Power and accuracy aware Intermittent Continuous Learning
Micro-profiler
Representation Learning
Examplar
DNN-1
DNN-2
DNN-k
b
Not Tranined
Tranined




New Image
Original Feature Space
Updated Feature Space
R
C
E
E-Cluster
R-Cluster
Error
T-Cluster
C-Cluster
E-Cluster
R-Cluster
T-Cluster
Sample traning Images
T
R
E
E
R
T
Exemplar
Represntation Learning Flow
Feature Ext
$\mu_y \leftarrow \frac{1}{P_y} \sum_{p \in P_y} \Phi(p)$
Feature Vectors
$(\Phi(p))$
$y^* \leftarrow \min_{y=1...t} ||\Phi(x) - \mu_y||$
Classification Loss
Distilation Loss
KNN Classifier
$L_2 Loss Optimizer$


T=0
T=1
Time
T=2
T=3
W1
W2
W3
W4
W5
W6
W7
T1
T2
T3
T4
GKDQ: 1B x
256 deep
W5
W5
W7
W8
W9
W10
W11
T1
T2
W7
W8
W9
W10
W11
W12
W13
T1
T2
W9
W10
W11
W12
W13
W14
W15
T1
T2
T3


PC Stack
F
FF
NV-FF
D
E
M
W
L1 I-Cache
L1 D-Cache
Cache Controller
Backup/Restore + Control Unit
Buffers
L2 Cache
L3 Cache
DRAM
Pipeline Stages (Volatile)
Control Units (Volatile)
Non-Volatile Memory Unit
Power Bottlenecks
Volatile Memory Unit
PHT
P_k
P_{t-1}
P_t
Engy. Behavior Predictor
Phase Predictor
Mystique Cache Reconfig. Logic
Reconfigurable L1 I-Cache
Reconfigurable L1 D-Cache
Reconfigurable L2 Cache
STT-MRAM
NV Mystique Components

t = 0 t = 1 t = 6 t = 7

PE Level

A3 A2 A1 | A5 A4 0 | A7 0 0

W1 W4 W7 / W2 W5 W8 / W3 W6 W9

A4 A3 A2 | A6 A5 A4 | A8 A7 0

W1A1 W4 W7 / W2 W5 W8 / W3 W6 W9

C3 C2 C1 | C5 C4 B6 | C7 B9 B8

Σ Σ Σ / Σ Σ Σ / Σ Σ Σ

D1 C3 C2 | C6 C5 C4 | C8 C7 B9

Σ Σ Σ / Σ Σ Σ / Σ Σ Σ

A3 A2 A1 — I-Txn-00

A6 A5 A4 — I-Txn-01

A9 A8 A7 — I-Txn-02

Placing I-Txn-Var in the SA Grid

$kernel_size = k \times k$

$SA_Size = \#MACs / kernel_size$

$Space_Placement \leftarrow \lfloor (Var/k)\%SA_Size \rfloor$

Weight Stationary Convolution Toy Example

C1 C2 C3 / C4 B1 B2 B3 / C7 B4 B7

A1 A2 A3 / A4 A5 A6 / A7 A8 A9

W1 W2 W3 / W4 W5 W6 / W7 W8 W9

Y_a3 Y_a5 Y_a7 / Y_a2 Y_a4 / Y_a1

Y_b1 Y_a6 Y_a8 / Y_a3 Y_a5 Y_a7 / Y_a2 Y_a4 / Y_a1

$Time_Placement \leftarrow (Var\%k)$

$Channel_Placement \leftarrow channel\#\%\#Tiles$

Input Stream Tile 0 Tile 1 Tile 2 Tile n

Tile Level

A3 A2 A1 | A5 A4 0 | A7 0 0

U1 U4 U7 / U2 U5 U8 / U3 U6 U9

A3 A2 A1 | A5 A4 0 | A7 0 0

V1 V4 V7 / V2 V5 V8 / V3 V6 V9

A3 A2 A1 | A5 A4 0 | A7 0 0

W1 W4 W7 / W2 W5 W8 / W3 W6 W8

A3 A2 A1 | A5 A4 0 | A7 0 0

X1 X4 X7 / X2 X5 X8 / X3 X6 X9

Banked 1 - 16 Banked 1 - 4 Banked 1 - 1

Weights

Input Stream

T0 T1 T2 T3 / T4 T5 T6 T7 / T8 T9 T10 T11 / T12 T13 T14 T15

T8 T9 / T12 T13

Global Scratchpad

Banked 1 - 16 Banked 1 - 4 Banked 1 - 1

Output Stream

Banked 1 - 16 Banked 1 - 4 Banked 1 - 1

Power Level -1 Power Level -2 Power Level -3

Acclerator Level


Double Buffered Filter
STT-RAM N
Master North Control
NVSB-NW
Double Buffered IF Map
P-SUM
W
2xNVSB
P-MUX
Tile-Q
Arbiter
Global Scratch-pad
Host
DRAM
Represntation Learning
NVSB-SE
Double Buffered OF Map
South Control
STT-RAM S
Activation
Normalize & Pooling
Micro-profiler
Power Predictor
Examplar


From IF or NVSB of failed PE
Filter
4x4 STiles w/ 8x8 SA each
128 cycles (64 x16)x 16bits Results
i-Path De-Mux
Next Tile
Output
To arbiter & Fabric
i-Path mux
Filter
Next STile
Prev STile
i-Path mux
Next STile
8x8 Priority Mux
Wr-Q
128 Cycles
4kB NVSB
Power off Warning from Predictor
512B NVSB
if FULL
Work-Q Logic

clk
w-pdown
state
on
pwr warning (>256 cycles)
off
backup
dat
Compute
path
tile
arbiter & fabric
fab-state
!pdown


clk
w-pdown
state
on
pwr warning (>256 cycles)
off
backup
dat
Compute
path
tile
arbiter & fabric
fab-state
!pdown


DynAgent
u-Profiler
Read/Write ()
Airthmetic ()
I/O ()
EH Trace
Database
Power Predictor
Platform-1
Platform-2
1
2
3
4
Energy Trace
DB
Candidate Networks
Num Ops
Accuracy
Latency
Selected Network
DynNAS+
DynFit & DynInfer
Software
Middleware & Compiler
Power Atomic Assembly Code
Hardware Supported Monitoring, Backup and Restore
Voltage Monitor
LEA Accelerator
P1
User Program
Def Infer(input,model)
Def Coreset(IP,Algo)
Def Communicate(Data)
P2
Int Pred_Pwr(task_next)
ret 2 //T=task_next
ret 1 //save to coreset
ret 0 //backup
ret -1 //pwr emgncy
L1
backUp(task, data)
Write2FeRAM()
ReStore(task)
Rdf4mFRAM(task)
Power Emergency
C1
job conv2D(SZ_IP, SZ_mask)
calc_compute();
calc_memory();
calc_engy();
reshape(input, mask)
ret #task_Conv2D()
C2
job convBN(SZ_IP, SZ_mask)
calc_compute();
calc_memory();
calc_engy();
reshape(input, mask)
ret #task_BN()
Job ****
L3
Cn
T1
task_Conv2D(ID#1)
ret <IP * MASK>
T2
task_Conv2D(ID#2)
ret <IP * MASK>
T3
task_Conv2D(ID#3)
ret <BackUp(#3)>
T4
task_Conv2D(ID#3)
ret <IP * MASK>
Rdf4mFRAM(#3)
Lr
Lb
ret 2 //T=task_next
ret -1 //pwr emgncy
ret 1 //Coreset
T5
task_Conv2D(ID#7)
ret <IP * MASK>
Coreset(OP#7,IS)
.. ret IS#
Communicate(IS#)
... sendData()
HOST-SIDE-Exec...
Recover(IS#)
Infer(RData)


Overall Design
Caching Memory Management Unit
All Experts in Host Memory
On-Demand Fetching on miss
Caching Policy
Layer-wise Hot Expert Cache in GPU Memory
Self Attention
Add and Norm
Router
Add and Norm
Non-MoE
Activations
Pre-fetched cached weights
Expert Path Taken by Previous Layers
Current Activation
Speculation Model
Predicted Expert Paths
for Next Few Layers
Expert Trace From Benchmark Applications for Speculation Training
Forward Pass
Backward Pass
•LLM Model Agnostic trace based speculative expert pre-fetching
•Expert Entropy Analysis
•Layer-wise Hot Expert
•Deduplication

Deduplication strategy
Expert Pool
Expert Prediction in a Batch
B #1 B #2 B #3 B #4
De-Duplication
2x Reduction in fetching

Caching strategy
Smart -- GPU L2 $ [L1 $]
Only for small shared experts
Active Pool -- GPU Memory [L2 $]
Full Expert Pool -- Host Memory [L3 $]
Performance
Capacity


Expert Pool
Expert Prediction in a Batch
B #1 B #2 B #3 B #4
GPU VRAM
GPU Out of Memory!!!
SOTA
De-Duplication
2x Reduction in fetching


Expert Trace From Benchmark Applications for Speculation Training
Forward Pass
Backward Pass
Speculation Model


Self Attention
Add and Norm
Router
Add and Norm
Non-MoE
Activations
Expert Path Taken by
Activation
Speculation Model
Predicted Expert Paths
for Next Few Layers
GPU
CPU
Load Top-k experts for


GPU
CPU
IDLE
NE
P
E
Load Top-k experts for


Non-MoE
Router
Activations
Expert Path Taken by Previous Layers, Router Activation
Speculation Model
Predicted Expert Paths
for Next Few Layers
GPU
CPU
Load Top-k experts for





Hurricane winds caused widespread damage


GPU Compute
MoE LLM
Dual Positional Encoding
§ 3.2.2
Dense Transformer-baed Expert Predictor
§ 3.2.1
GPU Memory
Non-Expert Model
Pred Model
§ 3.2.1
LLM K-V Cach
Cached Experts
§ 3.4
CPU Memory
Expert Slection
§ 3.3.1
Expert Deduplication
§ 3.3.2
Unique Experts
CPU Compute