Low-Cost FlashAttention with Fused Exponential and Multiplication Hardware Operators

Kosmas Alexandridis, Vasileios Titopoulos, and Giorgos Dimitrakopoulos Integrated Circuits Lab Electrical and Computer Engineering Democritus University of Thrace, Xanthi, Greece

Abstract-Attention mechanisms, particularly within Transformer architectures and large language models (LLMs), have revolutionized sequence modeling in machine learning and artificial intelligence applications. To compute attention for increasingly long sequences, specialized accelerators have been proposed to execute key attention steps directly in hardware. Among the various recently proposed architectures, those based on variants of the FlashAttention algorithm, originally designed for GPUs, stand out due to their optimized computation, tiling capabilities, and reduced memory traffic. In this work, we focus on optimizing the kernel of floating-point-based FlashAttention using new hardware operators that fuse the computation of exponentials and vector multiplications, e.g., $e^x V$. The proposed ExpMul hardware operators significantly reduce the area and power costs of FlashAttention-based hardware accelerators. When implemented in a 28nm ASIC technology, they achieve improvements of 28.8% in area and 17.6% in power, on average, compared to state-ofthe-art hardware architectures with separate exponentials and vector multiplications hardware operators.

Index Terms—Attention, Hardware Accelerator, Fused Arithmetic Operators, Energy Efficiency

I. INTRODUCTION

The Transformer architecture and its application in large language models (LLMs) have revolutionized machine learning, particularly in sequence modeling tasks like natural language processing [1] and time-series analysis [2]. Their importance stems from the ability to selectively focus on relevant parts of the input through the attention mechanism, mimicking the human cognitive process of attending to specific information [3]. This enables models to handle long-range dependencies effectively, a challenge that recurrent neural networks struggled with.

Roughly, attention achieves a dynamic, context-aware weighting of input features. Instead of treating all input elements equally, the attention mechanism calculates a score that represents the relevance of each element to the current processing step. This score is then used to weight the corresponding value, effectively amplifying the contribution of important elements and suppressing irrelevant ones. In essence, attention allows the model to focus to the most pertinent information, regardless of its position in the input sequence.

The efficiency of attention comes at a significant computational cost. The quadratic complexity of the standard attention mechanism poses a significant bottleneck for processing long sequences in transformer models [4], leading to prohibitive computational costs and limiting their application

G. Dimitrakopoulos was supported by research grant of Siemens EDA to Democritus University of Thrace for "HLS Research for Systems-on-Chip". K. Alexandridis was supported by an Industry Cooperation funded by Infineon Technologies Austria AG in the course of IPCEI Microelectronics

to shorter contexts. This limitation hinders the ability to capture crucial long-range dependencies necessary for tasks like document summarization and code generation. To address this, researchers have explored various methods to reduce computational burden, including approximating the full attention matrix through techniques such as sparse [5], linear [6], and low-rank [7] attention, which aim to balance accuracy and efficiency.

Moreover, custom hardware accelerators [8], [9] have been developed to optimize key components of the baseline attention computation, such as matrix arithmetic [10] and softmax evaluation [11], further enhancing processing speeds. These efforts collectively strive to make transformers more scalable and efficient for handling increasingly longer sequences.

In parallel, FlashAttention [12], [13], [14], originally proposed for GPUs, addresses efficiently the computational bottlenecks inherent in the standard attention mechanism. It performs attention computation in tiles, avoiding the need to store the entire attention matrix. By recomputing attention scores on the fly and using optimized algorithms, flash attention reduces the memory footprint and improves computational efficiency.

In this work, we argue that leveraging FlashAttention in specialized hardware is essential for maximizing performance and efficiently processing extremely long sequences in real-world applications. To further enhance the hardware implementation of floating-point FlashAttention kernels, we design novel hardware operators that fuse exponential computation and vector multiplication. To support agile development, these operators are implemented using high-level synthesis (HLS) and made publicly available [15], enabling efficient design space exploration and faster verification. The contributions of this work can be summarized as follows:

- The discrete steps of exponential function evaluation and the subsequent vector floating-point multiplication inherent in FlashAttention kernel are fused to one simplified ExpMul hardware operator.
- Although the design of ExpMul includes a logarithmic quantization step, it does not hinder LLMs capabilities, as checked by running inference with Google's T5 model [1] on the GLEU [16] dataset.
- The experimental results highlight the efficiency of the proposed approach. Highly parallel FlashAttention accelerators implemented in a 28nm ASIC technology, achieve improvements of 28.8% in area and 17.6% in power, on average, compared to equivalent hardware architectures that implement exponential function evaluation and vector multiplications separately.

II. COMPUTATION OF ATTENTION AND FLASHATTENTION

The attention mechanism facilitates the dynamic weighting of input sequence elements, enabling the model to capture long-range dependencies and contextual relationships. This process revolves around the interaction of query, key, and value vectors, derived from input embeddings [3].

A. Attention Mechanism

Input embeddings are linearly projected into three distinct spaces, each representing a different aspect of the attention mechanism. These projections produce the query (Q), key (K), and value (V) matrices, which are then used to compute the attention weights and output. In self-attention, these matrices are derived from the same input sequence, allowing the model to assess relationships between different positions within the sequence itself. In summary, attention is computed as follows:

$$Attn(Q, K, V) = softmax(QK^{T}/\sqrt{d})V$$
 (1)

Similarity scores QK^T are scaled by the square root of the key vector dimension d to mitigate the issue of vanishing gradients that can arise, when the scores become excessively large. For the rest of the paper, to simplify notation, we leave out this constant scaling. To detect the most relevant of tokens in (1) the softmax function is applied to the similarity scores for the same query. The final output is produced by multiplying the attention score matrix derived for all queries to the matrix of value vectors, where each value's contribution to the output is heavily based on the corresponding scores of the attention score matrix.

In practice, the attention mechanism is applied across multiple heads in parallel [3], allowing the model to comprehend complex relationships, make it more robust to erroneous generations and enable its parallel execution across heads, thus enhancing performance.

The computation of attention employing the lazy softmax division concept [9], [14] is shown in Alg. 1. The first part computes the dot product of a query vector with all key vectors. Also the maximum score is identified that is needed for computing a numerically-stable softmax normalization. Exponentiating each score, as needed by softmax, may lead to infinite values that would propagate until the output and ruin the final result. To avoid this numerical instability, softmax is implemented by subtracting the maximum from all scores. This effectively removes the problem of overflow and numeric instability, while preserving the fundamental properties of the softmax function.

In the following, the output vector $\vec{o_i}$ is computed incrementally as the weighted sum of each value vector and the corresponding exponential score decremented by the maximum score. In parallel, the sum of all exponentials ℓ_i is accumulated. The final attention vector for one query vector \vec{q} is computed by dividing the final output vector by the corresponding sum-of-exponents ℓ_N .

B. Attention Hardware Accelerators State-of-the-Art

The traditional attention mechanism faces three primary performance bottlenecks: high memory bandwidth demands due to the retrieval of query, key, and value matrices, particularly

Algorithm 1 Attention with lazy softmax division

```
1: for each query \vec{q} do
             for i = 1:N do
 2:
 3:
                    s_i \leftarrow \det(\vec{q}, k_i)
                    m_i \leftarrow \max(m_{i-1}, s_i)
 4:
 5:
 6:
             \ell_0 \leftarrow 0
             \quad {\bf for} \,\, i=1:N \,\, {\bf do}
 7:
                   \ell_i \leftarrow \ell_{i-1} + e^{s_i - m_N}
 8:
                   \vec{o_i} \leftarrow \vec{o_{i-1}} + e^{s_i - m_N} \cdot \vec{v_i}
 9:
10:
             \operatorname{attn}(\vec{q}, K, V) \leftarrow \vec{o}_N / \ell_N
11:
12: end for
```

with long sequences; substantial computational overhead from the softmax operation across the full sequence; and limited parallelism due to reduction operations within softmax, such as maximum value determination and exponential summation.

To mitigate memory traffic, attention accelerators employ a strategy of keeping key and value vectors static in local SRAM, while streaming query vectors to calculate attention scores [8], [17], [18]. This approach minimizes memory fetches by only reloading query vectors for each key and value vector. However, this method's effectiveness diminishes with increasing sequence lengths, as key, value, and score matrices are replaced into slower DRAM, leading to performance degradation. This issue is particularly relevant in modern NLP tasks that often involve extensive sequences [4]. To reduce the memory access overhead other approaches focus on inmemory computation of attention [19].

To decouple computational resources and local memory from the sequence length, several designs [9], [10] accumulate partial softmax results for each column of the attention scores. This method maintains accuracy while reducing the need to buffer and compute softmax results for the entire sequence at once, avoiding memory spills.

Further optimization techniques involve computation skipping based on token similarity to reduce latency and power [20], [21], as well as quantization to minimize the cost of data transfers and enhance accelerator efficiency [22].

III. FLASHATTENTION-BASED ACCELERATORS

FlashAttention [12], inspired by online softmax computation [23], restructures attention computation into an online process. Alg. 2 illustrates its more efficient variant, FlashAttention-2, which further optimizes performance by postponing the softmax division until the end, using the corresponding sum of exponents [9], [14]. The key distinction from baseline attention (Algorithm 1) is that FlashAttention-2 computes all necessary variables online within the same inner loop, eliminating the need to first determine the maximum of all attention scores. For large sequence lengths (N), this online computation of softmax components is crucial for maintaining performance efficiency.

During each iteration, the dot product of the query vector and a key vector yields a similarity score, denoted as s_i .

Algorithm 2 FlashAttention-2 with delayed softmax division

```
1: for each query \vec{q} do
2: for i = 1 : N do
3: s_i \leftarrow \det(\vec{q}, \vec{k}_i)
4: m_i \leftarrow \max(m_{i-1}, s_i)
5: \ell_i \leftarrow \ell_{i-1} e^{m_{i-1} - m_i} + e^{s_i - m_i}
6: \vec{o}_i \leftarrow \vec{o}_{i-1} e^{m_{i-1} - m_i} + \vec{v}_i e^{s_i - m_i}
7: end for
8: \arctan(\vec{q}, K, V) \leftarrow \vec{o}_N / \ell_N
9: end for
```

Subsequently, m_i is determined as the current maximum attention score. Then, ℓ_i incrementally accumulates the sum of the exponentials of each s_i decremented by the present maximum value. The multiplication by $e^{m_{i-1}-m_i}$ in the calculation of ℓ_i effectively adjusts the prior maximum value whenever the current maximum m_i is larger than the previous maximum m_{i-1} . Similarly, the output vector \vec{o}_i is updated by adding the new value vector \vec{v}_i weighted by its softmax importance, to the maximum-adjusted preceding output vector, $\vec{o}_{i-1}e^{m_{i-1}-m_i}$. At the end, to finalize attention computation for this query vector the output \vec{o}_N is divided by the total sum of exponents accumulated in parallel in ℓ_N .

The FlashAttention-2 kernel shown in Alg. 2 involves two for loops that can be unrolled to enhance parallelism and computational throughput. To avoid any serial dependencies, we unroll the outer loop, allowing the FlashAttention-2 kernel to process multiple query vectors in parallel within the same blocks of key and value vectors. Fig. 1 shows the derived parallel hardware structure for FlashAttention-2. A block of query vectors is pre-loaded locally, while key vectors are provided sequentially to all blocks to compute the corresponding dot products [24]. This process leads to the calculation of a new maximum value and an updated running sum of exponents. The output vectors for different query vectors are updated in parallel as value vectors are streamed into the accelerator. After processing all key and value vectors, the attention for each query vector is computed through a final division operation. The computation finishes once all query vectors have been processed. For FlashAttention-2 kernels, we assume that we can read from local memories in each cycle one key and one value vector of d elements each that corresponds to the size of the hidden dimension of attention.

FlashAttention-2 does not require a unified softmax hardware unit, since exponentiations and the final division are computed separately. Many approaches have been used for computing those two non-linear operations in hardware. Variants include piece-wise linear approximations after appropriate range reduction [25], transformations based on logarithmic quantization [26] or other approximations [27].

IV. FUSED EXPONENTIAL AND VECTOR MULTIPLICATION HARDWARE OPERATORS

Our goal is to enhance the last part of the FlashAttention-2 kernel (line 6 in Alg. 2), which incrementally updates the output by performing two vector multiplications and one vector addition. To achieve this, we plan to fuse the exponential




Fig. 1. A block-parallel hardware architecture for FlashAttention-2 kernel.

calculations with the vector multiplications, utilizing new, low-cost hardware operators.

A. Merging sum-of-exponents and output update

The first step in the planned simplification of the FlashAttention-2 kernel is to merge the incremental computation of the sum-of-exponents (performed in line 5 of Alg.2) with the incremental computation of the output vector (line 6 in Alg.2). Both updates involve the same operations and can be written in a vector-merged form as follows:

$$\begin{bmatrix} \ell_i \\ \vec{o_i} \end{bmatrix} = \begin{bmatrix} \ell_{i-1} \cdot e^{m_{i-1} - m_i} + 1 \cdot e^{s_i - m_i} \\ \vec{o}_{i-1} \cdot e^{m_{i-1} - m_i} + \vec{v_i} \cdot e^{s_i - m_i} \end{bmatrix}$$
(2)

Increasing by one element the output $\vec{o_i}$ and the value vector $\vec{v_i}$, i.e., $o_i^* = [\ell_i \quad \vec{o_i}]$ and $v_i^* = [1 \quad \vec{v_i}]$ the merged incremental update of the sum-of-exponents and the output shown in (2) can be written as:

$$o_i^* = o_{i-1}^* \cdot e^{m_{i-1} - m_i} + v_i^* \cdot e^{s_i - m_i} \tag{3}$$

The unified form of (3) demonstrates that the incremental computation of the output involves two scalar × vector multiplication operations, where the scalar value is determined after evaluating the exponential function. To simplify the hardware for this computation, we propose fusing the separate exponential and vector multiplication operations into a single unified hardware operator:

$$ExpMul(x, V) = e^x V (4)$$

This would allow us to rewrite (3) as follows:

$$o_i^* = \text{ExpMul}(m_{i-1} - m_i, o_{i-1}^*) + \text{ExpMul}(s_i - m_i, v_i^*)$$
 (5)

B. Fused Exponential-Vector Multiplication Operator

In this work, we focus on the floating-point arithmetic implementation of FlashAttention. To efficiently implement the newly introduced ExpMul operator, we utilize logarithmic quantization techniques originally proposed for softmax hardware implementations [26]. These techniques allow us to replace the computationally expensive floating-point exponential

and multiplication operations required by the ExpMul operator with hardware-friendly integer shift-and-add operations.

The ExpMul operators in FlashAttention-2 receive a difference of scalar values that is always less or equal to 0 and a vector of floating-point data. Since the value of x in (4) belongs to $(-\infty,0]$, it effectively limits e^x in the range of (0,1]. This characteristic fits logarithmic quantization, which applies the \log_2 function and returns as a result, its rounded negative value.

$$Log2Exp(X) = \left| -\log_2 e^X \right| = \left| -X \cdot \log_2 e \right| \tag{6}$$

Since X is a floating-point number, the multiplication with the constant $\log_2 e$ should be performed using floating-point arithmetic

To simplify the computation, we convert the value of X to its fixed-point equivalent \hat{X} . In general, converting a floating-point number to its fixed-point representation requires many integer bits to accommodate the wide range of floating-point arithmetic [28]. However, in this case, we can safely clip X to a much smaller dynamic range, as it will only be used for the computation of e^X for negative values of X. In this range, e^X quickly converges to 0, even for small negative X values, i.e., $e^{-15} = 3.1 \cdot 10^{-7}$. In other words we can convert X to a fixed-point number with a small number of bits without the need to consider its full dynamic range. Thus, instead of fully quantizing X we simply constrain its value before logarithmic quantization.

$$\hat{X} = \text{Fixed}(\text{Clip}(X, -15, 0))$$

Converting to a fixed-point number the clipped value of X requires a small number of bits. For this conversion, we use a 16-bit fixed-point number to keep the corresponding hardware overhead small. Since X is going to be multiplied by a constant value its range after clipping will change to $[-21.64,\ 0]$. To account for this new range we assign 6 bits for the integer part and the rest for the fraction part.

After the clipping and quantization of X, Eq. (6) becomes

$$Log2Exp(X) = |-\hat{X} \cdot log_2 e|$$

Since \hat{X} is a fixed-point number the multiplication with the constant value $\log_2 e$ can be approximated by integer shift-and-add operations [26], [25]. Following the approach presented in [26], we get that:

$$Log2Exp(X) = -|\hat{X} + \hat{X} \gg 1 - \hat{X} \gg 4$$

With the help of (7) the ExpMul operator of (4) can be rewritten as:

ExpMul
$$(x, V) = 2^{-\hat{L}} V$$
, where $\hat{L} = \text{Log2Exp}(x)$. (8)

Multiplying the floating-point number $V=(-1)^{S_V}2^{E_V-b}(1+M_V)$, where S_V, E_V, M_V represent its sign, exponent and mantissa field, respectively, with $2^{-\hat{L}}$ in (8) is equivalent to subtracting \hat{L} from the exponent of V. In case of an overflow the resulting FP number is set to 0. More specifically,

$$\begin{aligned} \operatorname{ExpMul}(x,V) &= 2^{-\hat{L}} \, V = 2^{-\hat{L}} \, (-1)^{S_V} \, 2^{E_V - b} \, (1 + M_V) \\ &= (-1)^{S_V} \, 2^{E_A - b - \hat{L}} \, (1 + M_V) \\ &= (-1)^{S_V} \, 2^{E_A - b - \operatorname{Log2Exp(x)}} \, (1 + M_V) \end{aligned} \tag{9}$$

The result computes both $e^x V$ and at the same time returns the result directly in floating-point format without requiring any addition conversion (or dequantization) step.

Alg. 3 summarizes the computational steps that are performed by the ExpMul operator to calculate $e^x V$ and Alg. 4 using (3), (5), and (9) illustrates how the new hardware operator is integrated in FlashAttention-2 kernel.

```
Algorithm 3 ExpMul(x, V)
```

```
Input: x < 0 and a vector V of N elements

Output: A vector Out where Out[i] = e^x V[i]

1: for i \leftarrow 1 : N do

2: S_V, E_V, M_V \leftarrow \text{extract}(V[i])

3: \hat{x} \leftarrow \text{Fixed}(\text{Clip}(x, -15, 0))

4: \hat{L} \leftarrow -[\hat{x} + \hat{x} \gg 1 - \hat{x} \gg 4]

5: Out[i] \leftarrow \text{Float}(S_V, E_V - \hat{L}, M_V)

6: end for
```

Algorithm 4 FlashAttention2 with Fused ExpMul Operators

```
1: for each query \vec{q} do
2: for i = 1 : N do
3: s_i \leftarrow \det(\vec{q}, \vec{k}_i)
4: m_i \leftarrow \max(m_{i-1}, s_i)
5: o_i^* \leftarrow \operatorname{ExpMul}(m_{i-1} - m_i, o_{i-1}^*) + \operatorname{ExpMul}(s_i - m_i, v_i^*)
6: end for
7: [\ell_N \ \vec{o}_N] \leftarrow o_N^*
8: \operatorname{attn}(\vec{q}, K, V) \leftarrow \vec{o}_N / \ell_N
9: end for
```

The proposed ExpMul operators not only remove expensive floating-point operations like exponent function evaluation and multiplication but perform this step with low-cost quantization and without any dequantization step. Traditional quantization approaches [22] would utilize additional quantization logic to transfer operation to and from the integer domain, thus paying the extra hardware cost of this transformation. Also, even if operating in the integer domain, the computation would still involve costly multiplication and exponential operations. The proposed approach removes both overheads and simplifies significantly the computation in FlashAttention-2.

The parallel hardware organization of FlashAttention-2 kernel employing the proposed ExpMul operators is shown in Fig. 2. The organization of the new hardware unit is the same as the original FlashAttention-2 accelerator shown in Fig. 1. However, we can highlight one key difference. The exponent function hardware operators and floating-point multipliers are replaced by a single ExpMul unit which performs those two operations in a fused manner using integer only arithmetic and preparing the result in floating-point as needed by subsequent operations.

V. EVALUATION

Experimental evaluation aims to examine the impact of the new fused ExpMul hardware operators on real machinelearning applications and also highlight the achieved hardware savings.

TABLE I
PERFORMANCE OF GOOGLE'S FLAN-T5 LLM MODEL FOR 10 BENCHMARKS OF THE GLUE DATASET [16].

Benchmarks		STS-2	MNLI-m	MNLI-mm	QQP	QNLI	CoLA	MRPC	RTE	WNLI	STS-B
Accuracy (%)	FP32	92.1	87.5	84.2	93.1	93.3	72.0	86.0	74.3	62.0	92.0
	FP32-ExpMul	92.1	87.5	84.2	93.1	93.3	72.0	86.0	74.3	62.8	92.0
	BF16	91.1	87.3	83.3	93.1	93.3	72.0	84.0	73.8	62.0	91.0
	BF16-ExpMul	91.2	87.3	82.1	93.1	93.3	69.0	88.0	73.8	62.0	90.0
F1-score	FP32	0.921	0.794	0.845	0.930	0.933	0.830	0.900	0.726	0.690	-
	FP32-ExpMul	0.931	0.800	0.833	0.930	0.920	0.840	0.900	0.738	0.710	
	BF16	0.910	0.780	0.845	0.930	0.900	0.800	0.890	0.725	0.690	-
	BF16-ExpMul	0.910	0.780	0.833	0.930	0.900	0.780	0.920	0.733	0.690	-




Fig. 2. The FlashAttention-2 kernel optimized with the proposed ExpMul operators. According to Alg. 3 each ExpMul operator involves clipping, integer shift-and-add operations and an exponent increment producing directly floating-point results without further dequantization.

A. Verification of LLM accuracy

Since ExpMul involves logarithmic quantization, it introduces a numerical approximation. To verify that this approximation does not hinder the capabilities of a Large Language Model (LLM), we run ten representative NLP benchmarks from the GLUE [16] dataset, using Google's Flan-T5 LLM. For comparison, we considered four implementations: (a) Models 'FP32' and 'BF16' use the default attention mechanism of T5 and compute all operations including separate multiplications and function evaluation using single-precision and BFloat16 [29] floating-point arithmetic; (b) Models 'FP32-ExpMul' and 'BF16-ExpMul' employ floating-point arithmetic for all parts of the model except for the proposed ExpMul operator, where computations are done in 16-bit integer arithmetic, as discussed in Section IV-B. To run inference with the LLM we utilized Microsoft's PromptBench workflow [30].

Table I presents the accuracy results for all four examined variants. All models exhibit comparable performance in terms of inference accuracy and the F1-score metric. In some cases, reduced-precision models ('FP32, BF16-ExpMul') outperform their full-precision counterparts. This phenomenon is a known artifact of lower-precision models [31]. While it does not indicate that the model is inherently superior, it confirms that the approximation used to formulate the ExpMul operators does not degrade performance.

B. Hardware Savings

To evaluate the hardware savings of the proposed Exp-Mul hardware operators we implemented two variants of the FlashAttention-2 kernel. The two designs correspond to the main block shown in the foreground of Fig. 1 and Fig. 2, respectively. The implementation involves various hidden dimension sizes (*d*) and two floating-point formats: FP32 and BFloat16. The baseline FlashAttention kernel performs exponent and multiplication operations separately. Exponent function evaluation is implemented with piece-wise linear approximation in the reduced input range inherent to attention and used also for the ExpMul operators.

In practice, the total cost of the unrolled hardware serving multiple query vectors in parallel will be the cost for one query multiplied by the number of parallel query vectors served. The query vectors are preloaded separately in the architecture, while the key and value vectors are loaded and broadcasted to all parallel blocks.

Both hardware blocks were implemented in C++ (publicly available at [15]) and synthesized into Verilog using Catapult HLS with a 28-nm standard-cell library. Both designs operate at the same pipelined latency with a clock frequency of 500 MHz. Increasing the hidden dimension of each attention accelerator increases also the latency of computation. For the examined sizes of the hidden dimension, for one key and value vectors pipelined latency with initiation interval of 1, ranges between 8 and 12 cycles. Next, Verilog was synthesized using the Cadence digital implementation flow, while power consumption was estimated with the PowerPro power analysis and optimization tool. The reported power consumption represents the average power measured after executing attention kernels for the T5 Large Language Model and GLUE benchmarks utilizing the PromptBench workflow.

Figs. 3 and 4 show the area and power of the FlashAttention-2 kernel with and without ExpMul hardware operators, for the two examined floating-point data type and for three hidden dimension sizes $d=\{16,\ 64,\ 256\}$. Power estimation excludes memory power and focuses solely on the average power consumption of the computation kernel. The memory power in both cases is expected to be identical, as both approaches implement the same FlashAttention-2 algorithm using the same computation order and data flows. The difference lies solely on how the computation kernel is executed internally.

As shown in Fig. 3, utilizing ExpMul operators reduces the hardware area by more than 28.8% on average in all examined cases. These savings come from the simplified computation




Fig. 3. The hardware area at 28 nm for the FlashAttention-2 kernel, evaluated across various hidden dimension sizes, with and without ExpMul operators, for computing attention on a single query using FP32 and BFloat16 floating-point formats.




Fig. 4. The average power consumption of the FlashAttention-2 kernel, evaluated across various hidden dimension sizes, with and without ExpMul operators, for computing attention on a single query using FP32 and BFloat16 floating-point formats. Memory and I/O power are excluded, as they are identical in both designs.

kernel that does not require area expensive floating-point multipliers and or additional exponential function evaluations. In the output update module, d multiplication and exponentials are converted to ExpMul operators, while reforming the floating-point output requires only d exponent subtractions.

Simplifying hardware architecture improves energy efficiency, reducing power consumption by over 17.8% on average. As the hidden dimension d increases, power savings increase due to replacing power-hungry floating-point multipliers with simpler ExpMul operators that use integer arithmetic.

VI. CONCLUSIONS

FlashAttention kernel simplifies attention computation by fusing the softmax function evaluation and output computation in an online manner. This transformation, originally proposed for GPUs, allows attention computation in tiles with sizes independent of the sequence length. In this work, our goal is to leverage the FlashAttention-2 algorithm, an optimized version of the baseline FlashAttention, to design hardware accelerators that not only benefit from all the advantages of FlashAttention but also save significant area and power. This is achieved by employing the fused exponential and vector multiplication operators, which lead to efficient hardware architectures without compromising the accuracy of state-of-the-art LLM applications.

REFERENCES

- [1] C. Raffel *et al.*, "Exploring the limits of transfer learning with a unified text-to-text transformer," *Journal of Machine Learning Research*, vol. 21, no. 140, pp. 1–67, 2020.
- [2] Q. Wen et al., "Transformers in time series: A survey," arXiv preprint arXiv:2202.07125, 2022.

- [3] A. Vaswani et al., "Attention is all you need," in Intern. Conf. on Neural Information Processing Systems (NIPS), 2017, p. 6000–6010.
- [4] I. Beltagy, M. E. Peters, and A. Cohan, "Longformer: The long-document transformer," arXiv preprint arXiv:2004.05150, 2020.
- [5] R. Child et al., "Generating long sequences with sparse transformers," arXiv preprint arXiv:1904.10509, 2019.
- [6] A. Katharopoulos et al., "Transformers are rnns: Fast autoregressive transformers with linear attention," in *Intern. conference on machine* learning, 2020, pp. 5156–5165.
- [7] S. Wang et al., "Linformer: Self-attention with linear complexity," arXiv preprint arXiv:2006.04768, 2020.
- [8] T. J. Ham et al., "A3: Accelerating attention mechanisms in neural networks with approximation," in *IEEE Intern. Symp. on High-Performance Computer Architecture (HPCA)*, 2020, p. 328–341.
- [9] H. Jang et al., "Mnnfast: a fast and scalable system architecture for memory-augmented neural networks," in *Intern. Symp. on Computer Architecture (ISCA)*, 2019, p. 250–263.
- [10] Z. Wang, G. Wang, and G. He, "COSA plus: Enhanced co-operative systolic arrays for attention mechanism in transformers," *IEEE Trans.* on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 44, no. 2, p. 723–736, 2025.
- [11] J. R. Stevens et al., "Softermax: Hardware/software co-design of an efficient softmax for transformers," in ACM/IEEE Design Automation Conference (DAC), 2021, pp. 469–474.
- [12] T. Dao, D. Fu, S. Ermon, A. Rudra, and C. Ré, "Flashattention: Fast and memory-efficient exact attention with IO-awareness," *Advances in neural information processing systems*, vol. 35, pp. 16344–16359, 2022.
- [13] T. Dao, "Flashattention-2: Faster attention with better parallelism and work partitioning," arXiv preprint arXiv:2307.08691, 2023.
- [14] M. N. Rabe and C. Staats, "Self-attention does not need $O(n^2)$ memory," $arXiv\ preprint\ arXiv:2112.05682,\ 2021.$
- [15] K. Alexandridis, https://github.com/ic-lab-duth/Fused-ExpMul.git, 2025.
- [16] A. Wang et al., "Glue: A multi-task benchmark and analysis platform for natural language understanding," arXiv preprint arXiv:1804.07461, 2018.
- [17] B. Keller et al., "A 95.6-TOPS/W deep learning inference accelerator with per-vector scaled 4-bit quantization in 5 nm," *IEEE Journal of Solid-State Circuits*, vol. 58, no. 4, p. 1129–1141, 2023.
- [18] S. Lu et al., "Hardware accelerator for multi-head attention and position-wise feed-forward in the transformer," in *IEEE Intern. System-on-Chip Conference (SOCC)*, 2020, pp. 84–89.
- [19] S. Sridharan et al., "X-former: In-memory acceleration of transformers," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 31, no. 8, pp. 1223–1233, 2023.
- [20] T. J. Ham et al., "ELSA: Hardware-software co-design for efficient, lightweight self-attention mechanism in neural networks," in *Intern.* Symp. on Computer Architecture (ISCA), 2021, p. 692–705.
- [21] Z. Song et al., "TSAcc: An efficient tempo-spatial similarity aware accelerator for attention acceleration," in ACM/IEEE Design Automation Conference, 2024.
- [22] A. Marchisio et al., "Swifttron: An efficient hardware accelerator for quantized transformers," in *Intern. Joint Conference on Neural Networks* (IJCNN), 2023, pp. 1–9.
- [23] M. Milakov and N. Gimelshein, "Online normalizer calculation for softmax," arXiv preprint arXiv:1805.02867, 2018.
- [24] K. Alexandridis and G. Dimitrakopoulos, "Online alignment and addition in multiterm floating-point adders," *IEEE Trans. on VLSI Systems*, vol. 33, no. 4, pp. 1182–1186, 2025.
- [25] N. A. Koca et al., "Hardware-efficient softmax approximation for selfattention networks," in *Intern. Symp. on Circuits and Systems (ISCAS)*, 2023, p. 1–5.
- [26] W. Wang et al., "SOLE: hardware-software co-design of softmax and layernorm for efficient transformer inference," in IEEE/ACM Intern. Conference on Computer Aided Design (ICCAD), 2023, p. 1–9.
- [27] M. E. Sadeghi et al., "Peano-vit: Power-efficient approximations of non-linearities in vision transformers," in ACM/IEEE Intern. Symposium on Low Power Electronics and Design (ISLPED), 2024, pp. 1–6.
- [28] J. Koenig et al., "A hardware accelerator for computing an exact dot product," in *IEEE Symp. on Comp. Arith. (ARITH)*, 2017, pp. 114–121.
- [29] D. Kalamkar et al., "A study of bfloat16 for deep learning training," arXiv preprint arXiv:1905.12322, 2019.
- [30] K. Zhu et al., "Promptbench: A unified library for evaluation of large language models," arXiv preprint arXiv:2312.07910, 2023.
- [31] S. Kim et al., "I-bert: Integer-only bert quantization," in *International conference on machine learning*. PMLR, 2021, pp. 5506–5518.