

Data sheet acquired from Harris Semiconductor SCHS054

# **CD4069UB Types**

## **CMOS Hex Inverter**

High-Voltage Types (20-Volt Rating)

■ CD4069UB types consist of six CMOS inverter circuits. These devices are intended for all general-purpose inverter applications where the medium-power TTL-drive and logic-level-conversion capabilities of circuits such as the CD4009 and CD4049 Hex Inverter/Buffers are not required.

The CD4069UB-Series types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic package (E suffix), and in chip form (H suffix).

#### Features:

- Standardized symmetrical output characteristics
- Medium Speed Operation—tpHL,tpLH=30 ns (typ.) at 10 V
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

### Applications:


- Logic inversion
- Pulse shaping
- Oscillators
- High-input-impedance amplifiers

## RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	LIN	UNITS		
	Min.	Max.	]	
Supply Voltage Range (For TA = Full Package Temperature Range)	3	18		

### MAXIMUM RATINGS, Absolute-Maximum Values:



# DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C; Input $t_{\gamma}$ , $t_{f}$ = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 K $\Omega$

	CONDITIONS	LIMITS				
CHARACTERISTIC	V <sub>DD</sub>		UNITS			
		V	Тур.	Max.		
		5	55	110		
Propagation Delay Time;	<sup>t</sup> PLH <sup>, t</sup> PHL	10	30	60	ns	
		15	25	50		
		5	100	200		
Transition Time;	tTHL, tTLH	10	50	100	ns	
		15	40 80		]	
Input Capacitance;	CIN	Any Input	10	15	ρF	






Fig. 1 — Minimum and maximum voltage transfer characteristics.




Fig. 2 — Typical voltage transfer characteristics as a function of temperature.




Fig. 3 — Typical current and voltage transfer characteristics.

# CD4069UB Types

### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER- ISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)										
	Vo	VIN	VDD					+25			UNITS			
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	l			
Quiescent Device Current, IDD Max.		0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	μΑ			
		0,10	10	0.5	0.5	15	15	-	0.01	0.5				
	-	0,15	15	1	1	30	30		0.01	1				
		0,20	20	5	5	150	150	_	0.02	5				
Output Low (Sink) Current IOL Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-				
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_				
	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	_				
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA			
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-				
	9.5	0,10	10	-1.6	1.5	-1.1	-0.9	-1.3	-2.6	_				
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-				
Output Voltage:	-	5	5	0.05				_	0	0.05				
Low-Level, VOL Max.	_	10	10	0.05				_	-0	0.05				
VOL 1918A.		15	15	0.05				0.	0.05	l <sub>v</sub>				
Output Voltage:		0	5	4.95			4.95	5	-	V				
High-Level,		0	10		9	.95		9.95	10	-	1			
VOH Min.	_	0	15	14.95 14.95 15 -				-	1					
Input Low Voltage, VIL Max.	4.5	_	5			î		_	_	1	<u> </u>			
	9		10			2				2				
	13.5	-	15		2	.5		_	_	2.5				
Input High Voltage, VIH Min.	0.5	_	5	4			4	-	-	V V				
	11	-	10	8 8										
	1.5	-	15		12	.5		12.5	12.5 — —					
Input Current I <sub>IN</sub> Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10 <sup>-5</sup>	±0.1	μΑ			




Fig. 6 - Schematic diagram of one of six identical inverters.




Fig. 9 — Minimum output high (source) current characteristics.




Fig. 7 - CD4069UB terminal assignment.




Fig. 10 - Typical propagation delay time vs. load capacitance.




Fig. 4 – Typical output low (sink) current characteristics.




Fig. 5 = Minimum output low (sink) current characteristics.




Fig. 8 — Typical output high (source) current characteristics.




Fig. 11 — Typical propagation delay time vs. supply voltage.

## CD4069UB Types




Fig. 12 - Typical transition time vs. load canacitance.




Fig. 13 — Typical dynamic power dissipation vs. frequency.




Fig. 14 - Variation of normalized propagation delay time ( $t_{PHL}$  and  $t_{PLH}$ ) with supply voltage.




Fig. 15 - Quiescent device current test circuit,






Fig. 16 - Noise immunity test circuit.





VDD. -- 90% --10%0 -- 50 % ---10%0 92CM-24443Rt

Fig. 18 - Dynamic electrical characteristics test circuit and waveforms.



Fig. 20 - High-input impedance amplifier.

92CS-24439RI




Fig. 21 - Typical RC oscillator circuit.

92CS-24438R2




Fig. 22 - Input pulse shaping circuit (Schmitt trigger).

92CS - 24440RI




Fig. 23 - Dynamic power dissipation test circuit.




Fig. 17 - Input leakage current test circuit.

# **APPLICATIONS**





Fig. 19 - Typical crystal oscillator circuit.



Dimensions and pad layout for CD4069UBH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated