# **Anti-virus & Virus Technologies**



YEAR 1 - SEMESTER 1

**Bucharest 2010 - 2020** 

# **Anti-virus & Virus Technologies**



#### **Cristian Toma**

IT&C Security Master

Dorobantilor Ave., No. 15-17 010572 Bucharest - Romania http://ism.ase.ro cristian.toma@ie.ase.ro T +40 21 319 19 00 - 310 F +40 21 319 19 00





# Catalin Boja

IT&C Security Master

Dorobantilor Ave., No. 15-17 010572 Bucharest - Romania http://ism.ase.ro catalin.boja@ie.ase.ro T +40 21 319 19 00 - 310 F +40 21 319 19 00



#### YEAR 1 - SEMESTER 1

**Bucharest 2010** 

# **Organization Form**

**Didactical Activities:** Course 50% + Seminars 50%

Teaching Language: English

**Evaluations:** Final Exam (60%) + Semester activities (40% - quiz on last Sunday 15%, 15% offline assignments, 10% online activities)

#### **Goals:**

- Achieving theoretical concepts and practical principles for antiviruses and viruses development using ASM x86, C and VBA programming languages
- Understanding the threads in other open systems than PC's operating systems
- Founding the decisions of choosing the antivirus software

1001010010010011

0001010110010101

1010110110010101

0010010010010010

100101001001001011

0001010110010101

1010110110010101

1010011001010011

0010010010010010

100101001001001011

000101011001010101

1010110110010101

0010010010010010010

1001010010010011

1010011001010011

0010010010010010010

1001010010010010011

0001010110010101

1010110110010101

0010010010010010

1001010010010011

0001010110010101

1010110110010101

101001100101010011

# **AGENDA**

ISM

#### Section I – ASM x86

- Intro in ASM x86 program structure
- Internal Representation & Data Types
- Microprocessor 8086 Registers & Real Mode Addressing
- Instructions categories & Addressing Types
- x86 Instructions Encoding
- ASM 8086 Instructions
- Fundamental Programming Control Structures
- Procedures
- Macro-definitions
- Software Interrupts File & Console Operations in DOS
- String Operations

#### **Section II – Viruses**

- Creating COM viruses overwriting, companion & parasitic in ASM x86
- Creating EXE viruses in ASM x86
- Creating memory resident viruses in ASM x86
- Creating boot viruses in ASM x86
- Creating source code viruses in C/C++
- Macro-viruses: Office Word, Excel, E-mail
- Principles for building advanced and polymorphic viruses

#### **Section III – Anti-Viruses**

- Development Model & Design Principles
- Boot viruses detection and boot antivirus creation in ASM x86.
- File system viruses detection and antivirus creation in ASM x86 and C/C++.
- Memory resident viruses detection and antivirus creation for memory resident viruses
- Anti-hacker methods and techniques; Thinking the architecture of a secure system for
- prevention against virus, logical bombs and Trojan horses attacks.
- Anti-virus development sample

1001010010010010011

0001010110010101

1010110110010101

1010011001010011

0010010010010010

0010010010010010

1001010010010011

1010011001010011

0010010010010010010

1001010010010011

1010110110010101

0010010010010010010 1001010010010010011

0001010110010101 10101101100101010 101001100101010011

#### References

#### **Section I – ASM x86**

- Microsoft MASM Programmer's Guide, Microsoft Corporation, 1992 – English
- Vasile LUNGU "Assembly Language Programming for Intel Processors Family", Teora Publishing House, 2005 – English
- http://www.acs.ase.ro Teaching -> Assembler
- http://ism.ase.ro

#### **Section II – Viruses**

- Mark LUDWIG The Giant Black Book of Computer Viruses, American Eagle Publications, 1995
- Mark LUDWIG The Little Black Book of Computer Viruses, American Eagle Publications, 1994

#### 00010110010101 Section III - Anti-Virus

 Mark LUDWIG – The Giant Black Book of Computer Viruses, American Eagle Publications, 1995.

mm.ism.ase.ro

ISM

# DAY 1



000101011001010101

1010110110010101

1010011001<del>010011</del>

# I.1 INTRO IN ASM x86 Program Structure - SAMPLE

```
0001010110010101
1010110110010101
                                                                                 .model small
           #include<stdio.h>
001001001001001
                                                                                 .stack 16
1001010010010010011
                                                                                 .data
                                                MicroProcessor
                                                                       RAM
           void main()
0001010110010101
                                                                                             a db 7
1010110110010101
                                                            BUS
                                                                                             b db 9
1010011001010011
                       char a = 7, b = 9;
                                                                                             c dw?
0010010010010010
                       short int c;
                                                                                 .code
1001010010010010011
                       c = a+b;
00010101110010101
                                                                                 start:
0010010010010010
ASM x86 program development steps
10100110010
                                                                                             xor AX, AX
00100100100
      1. Edit
                    type D:\Temp\AVVT\P1ASM\P1.asm
                                                                                             mov AL,a
       2. Compile: D:\Temp\AVVT\P1ASM\TASM\TASM.exe P1.asm
                                                                                             add AL,b
00010101100
       3 Link-edit:
                                                                                             mov c, AX
1010110110010101
                   D:\Temp\AVVT\ P1ASM\TASM\TLINK.exe Ex1.obj
                   D:\Temp\VAVVT\ P1ASM \TASM\TLINK.exe /Tdc Ex1.obj
0010010010010010010
       4. Debugging:
```

D:\Temp\VAVVT\ P1ASM \TASM\TD.exe Ex1.exe

D:\Temp\VAVVT\ P1ASM \TASM\TD.exe Ex1.com

mov AX, 4C00h

mint 21h

end start

# 1.2 Internal Representation & Data Types

- **Integer Values** 
  - **Unsigned**
  - **Signed**
  - **BCD Binary Code Decimal** 
    - **Packed**
    - **Unpacked**
- **Real Values** b)
  - **Fixed Point Real**
  - **Floating Point Real**
- Alpha-Numeric ASCII/ISO-8859-1 C)



# I.2 Internal Representation & Data Types

#### a) INTEGERS

UNSIGNED

SIGNED

DECIMAL	ПЕХ	DINAKI
32	20h	0010 0000
DECIMAL	HEX	BINARY

E0h

1110 0000

- BCD Binary Code Decimal
  - Packed

<b>DECIMAL</b>	HEX	BINAR
32	32h	0011 0010

-32


- Unpacked

<b>DECIMAL</b>	HEX	BINARY
32	0302h	0000 0011 0000 0010

# I.2 Internal Representation & Data Types

#### b) **REAL VALUES**

Binary Form



Mathematical Form

S – Sign Bit – is 0 for positive numbers & 1 for negative;

M - Mantis - is normalized; it has values in range [1.00...0, 1.11...1]; first 2 formats don't represent the first bit with value 1

**E – Exponent –** represents the binary form of the exponent; it is used for obtaining back the decimal form of the number

**Bias** – helps for the negative values representation of the exponent; facilitates the comparison between real value numbers

# I.2 Internal Representation & Data Types

#### b)REAL VALUES - cont.

Floating Point Simple Precision - float

Bias = 127

31	30 23	22 0
Sign	Exponent	Decimal Part

Floating Point Double Precision - double

Bias = **1023** 

63	62 52	51 32	31 CURITY 0
Sign	Exponent	Decimal Part	Decimal Part

Floating Point Extended Precision – long double


79	78 64	63	62 32	31 0
Sign	Exponent	Int	Decimal Part	<b>Decimal Part</b>

Bias = 16383

huw.ism.ase.ro

# I.2 Internal Representation & Data Types


#### b) REAL VALUES - SAMPLE



# I.2 Internal Representation & Data Types

c)Alpha-Numeric – ASCII / ISO-8859-1

- ASCII



# **I.2 Internal Representation & Data Types**

a) Byte (1 octet - 8 bits) - DB b) Word (2 bytes) - DW c) Double-Word (4 bytes) - DD d) Quad-Word (8 bytes) - DQ ISM e) Ten-Bytes (10 bytes) - DT huw.ism.ase.ro 

# I.2 Internal Representation & Data Types

#### a) BYTE

- **Memory:** 1 octet – 8 bits

- **Define:** a DB 10

- Interpretation:

8 bits Signed or Unsigned Integer

ASCII Char

#### b) WORD

**Memory:** 2 bytes – 16 bits


Define: a DW 1234h


**Interpretation:** 

- 16 bits Signed or Unsigned Integer

- Sequence of 2 ASCII chars

- Near Pointer – Memory Address stored in 16 bits – ONLY Offset





0001010110010101 10101101100101010

0010010010010010010 1001010010010010011

100101001001001011

00010101110010101

1010110110010101

1010110110010101

1010011001010011

# I.2 Internal Representation & Data Types


# c)DOUBLE WORD

Miniohim Memory: 4 bytes

**Define:** a DD 12345678h

# interpretation:

- 32 bits Signed or Unsigned Integer
- Real Number Floating Point Simple Precision
- Far Pointer Memory Address stored in 32 bits Segment : Offset





0010010010010010010 1001010010010010011

0001010110010101 1010110110010101

1010011001010011

0010010010010010

100101001001001011

1010011001010011

# I.2 Internal Representation & Data Types

#### d)QUAD-WORD


- **Memory:** 8 bytes

- **Define:** a DQ 123456789123

Interpretation:

- 64 bits Signed or Unsigned Integer

- Real Number Floating Point Double Precision





# 1.2 Internal Representation & Data Types

#### **TEN-BYTES**

**Memory:** 10 bytes

**Define:** a DT 1547.213

**Interpretation:** 

80 bits Signed or Unsigned Integer

Real Number Floating Point Extended Precision

Mathematical Coprocessor register value (ST)



# I.2 Internal Representation & Data Types

7	6	5	4	3	2	1	0
1	0	0	1	0	1	0	0
27	<b>2</b> <sup>6</sup>	<b>2</b> <sup>5</sup>	<b>2</b> <sup>4</sup>	<b>2</b> <sup>3</sup>	<b>2</b> <sup>2</sup>	2 <sup>1</sup>	<b>2</b> º
	9	h			4	h	

ISM



Positive decimal number: 148

- Negative decimal number: -108

Packed BCD: 94 decimal value


- Char code: 94h - in ISO 8859-1, or ISO 8859-2?




1001010010010010011



1010011001010011









For addressing one byte in memory there is necessary 2 items on 16 bits each:

- Segment Address, stored in a segment register from microprocessor
- Offset inside the segment.





#### 1.3 8086 Microprocessor Registers & Real Mode Addressing

		BASE REGISTRERS
AX	Accumulator Register	Calculus & Input/Output Operations
вх	Base Register	Mostly used as index in various addressing types
СХ	Count Register	Used in loop instructions
DX	Data Register	I/O Operations, Multiply/Divide Operations
	IN	IDEXING REGISTERS
SI	Source Index	Mainly used in string operations for the source
DI	<b>Destination Index</b>	Mainly used in string operations for the destination
		ISM

# I.3 8086 Microprocessor Registers & Real Mode Addressing

001010010010010011 0010101100101010					
01011011001010101			SEGMENT REGISTERS		
010010010010010 001010010010010011	CS	Code Segment	16 bits value for the segment address that has the active machine binary code of the program		
001010110010101 01011011001010101	DS	Data Segment	16 bits value for the segment address that has active data area for the program		
010011001010011 010010010010010010 001010010	SS	Stack Segment	16 bits value for the segment address that has active stack area for the program		
00101011001010101 01011011001010101	ES	Extra Segment	16 bits value for the segment address that has active supplementary memory area for the program		
010010010010010		1	NDEX REGISTRERS		
001010010010011 01001100101010011	IP	Instruction Pointer	16 bits value for the offset within code segment – CS of the next binary code processor instruction		
010010010010010010 00101001001001011 00101011001010101	SP	Stack Pointer	16 bits value for the offset within stack segment – SS		
010110110010101 010010010010010010 001010010	ВР	Base Pointer	16 bits value used as offset within the stack segment – SS for the data transfer inside/outside of the program stack		

16 bits FLAGS register is used for the control of the instructions execution. The Flags are bits in this register that may have the value 1 (**SET**) or 0 (**NOT SET**).

FLA	GS REGIS	ΓER	
Name		Bit No.	
OF Overflow I	-lag	11	
<b>DF</b> Direction I	Flag	10	
IF Interrupt	Flag	9	SEC
TF Trap Flag		8/4/	Sept 1
SF Sign Flag		7	465
<b>ZF</b> Zero Flag		6	111/1/16
AF Auxiliary (	Carry	4	MA
PF Parity Flag	J	2	र स
<b>CF</b> Carry Flag		0	m

#### **I.4 Instructions Categories & Addressing Types**

#### 

#### **Instructions Categories:**

- a) Data Transfer
- b) Arithmetic & Logic
- c) Shift & Rotating
- d) Unconditional & Conditional Jump
- e) String Manipulation

#### Addressing Types:

- a) Immediate
- b) Direct
- c) Indirect
- d) Based or Indexed
- e) Based and Indexed



#### **I.4 Instructions Categories & Addressing Types**

#### a) DATA TRANSFER INSTRUCTIONS

#### MOV destination, source

- copy the value from the source to the destination
- the source and the destination aren't:
  - both memory operands
  - FLAGS or IP register
  - different dimensions in terms of bytes
- the CS register can not be as destination

#### **PUSH source**


- copy the value to the stack area
- the source has the value on 16 bits
- first the value of 2 is subtracted from the value of the SP register and second the source is copied in memory addressed as SEGMENT:OFFSET – SS:SP


#### POP destination

- extract the value from the stack into the destination
- the destination has 16 bits
- first the value from the memory area pointed as
   SEGMENT:OFFSET SS:SP is stored in the destination, and second,
   the value of 2 is added to the value of the SP register

ISM







#### **I.4 Instructions Categories & Addressing Types**





101001100101010011


#### **SAMPLE:**


MOV AX, 1234h MOV BX, 5678h MOV CX, 9ABCh


PUSH AX
(I)
PUSH BX
(II)
PUSH CX
(III)
POP CX
(IV)
POP AX
(V)
POP BX
(VI)











1010110110010101

1010011001010011

0010010010010010010 1001010010010010011 0001010111001010101

1010110110010101

0010010010010010010

100101001001001011

1010011001010011

0010010010010010

1001010010010011

0001010110010101

1010110110010101

0010010010010010

1001010010010011

0001010110010101 10101101100101010 101001100101010011

#### I.4 Instructions Categories & Addressing Types

# a) DATA TRANSFER INSTRUCTIONS

#### XCHG destination, source

- exchange the values between the source & destination;
- the source & destination MUST not be segment registers;
- at least one of the operands MUST be microprocessor register;

#### IN accumulator\_register, source

 transfer 1 byte or word value from a port to the AX/AL or AH register;

ISM

• the source is DX register or 8 bits constant (for the ports less than 256);

#### OUT destination, accumulator\_register

- transfer 1 byte or word value from the AX/AL or AH register to the destination-port;
- the destination port is indicated by DX value or a 8 bits constant (for the ports less than 256);

#### I.4 Instructions Categories & Addressing Types

# a) DATA TRANSFER INSTRUCTIONS

#### LEA destination, source

- transfer the offset of the source in the destination;
- the destination MUST be microprocessor register;
- is equivalent to: MOV destination, offset source;

#### LDS/LES destination, source

• transfer the offset of the source in the destination; the segment address is stored in the assigned segment register from the microprocessor (DS for LDS, ES for LES)

the destination MUST be microprocessor register;



1010110110010101

1010011001010011

0010010010010010010 1001010010010010011

000101011001010101

1010110110010101

0010010010010010 1001010010010010011 101001100101010011

0010010010010010

1001010010010010011

000101011001010101 10101101100101010

0010010010010010010

100101001001001011

0001010110010101 10101101100101010

1010011001010011

#### **I.4 Instructions Categories & Addressing Types**

#### a) DATA TRANSFER INSTRUCTIONS

#### **LAHF**

• transfers the flags value corresponding to the bits from 0 to 7 into AH register from the microprocessor;

#### **SAHF**

 transfers the value of AH register into the flags register corresponding to the bits from 0 to 7;

#### **PUSHF**

 puts the entire 16 bits from the flags register to the program stack;

#### **POPF**

 gets the 16 bits value from the stack – pointed by SS:SP into the flags register;

1010110110010101

0001010110010101 1010110110010101

0010010010010010

1001010010010011

1010011001010011

0010010010010010010 1001010010010010011

0001010110010101

1010110110010101

0010010010010010

1001010010010011

0001010110010101

1010110110010101

1010011001010011

#### **I.4 Instructions Categories & Addressing Types**

## a) IMMEDIATE ADDRESSING

The registers are initialized with constant values

MOV AX,1

;store in AX value 1

#### b) DIRECT ADDRESSING

The name of the variable is used as operand into the instruction

**vb dw 10** 

...

**MOV AX,vb** 

;store in AX the value of the variable vb

;in machine code the *vb* is replaced with the real offset

;from the memory

The offset value is used for getting data direct from the data segment.

.data

**VB dw 10** 

.code

...

MOV AX,DS:[0000]

;store in AX the value 10

1010110110010101

1010011001010011

0010010010010010

1010110110010101

0010010010010010010

1001010010010010 10100110010101011

0010010010010010

#### **I.4 Instructions Categories & Addressing Types**

## c) INDIRECT ADDRESSING

Use a base or index register for storing the address from the data segment

```
.data
VB dw 10
.code
```

MOV SI, offset VB; init SI with vb address
MOV AX,[SI]; store in AX the value of the variable vb

OR

...

MOV BX, offset VB; init BX with vb address
MOV AX,[BX] ; store in AX the value of the variable vb

0010010010010010010 1001010010010010011

0001010110010101

1010110110010101

101001100101010011 0010010010010010010

1001010010010011

0001010110010101

1010110110010101

0010010010010010

1001010010010011

0001010110010101

#### **I.4 Instructions Categories & Addressing Types**

#### d) BASED OR INDEXED ADDRESSING

Use a base OR index register plus an offset for accessing memory areas from the data segment taking into account a certain offset regarding a fixed item/landmark

.data

vector dw 10,11,12

.code

•••

MOV SI, offset vector MOV AX, [SI+2]

OR

\_\_\_

MOV BX,4
MOV AX,vector[BX]

;init SI with the array address ;store in AX the value 11

;init BX with the value 4 ;store in AX the value 12

huw.ism.ase.10

1010110110010101

101001100101010011 0010010010010010010

1001010010010011

000101011001010101

1010110110010101

0010010010010010

1001010010010011

1010011001010011

0010010010010010

1001010010010010011 000101011001010101

1010110110010101

#### **I.4 Instructions Categories & Addressing Types**

# e) BASED AND INDEXED ADDRESSING

Use a base AND index register plus an offset for accessing memory areas from the data segment taking into account a certain offset regarding a fixed item/landmark

```
.data
```

vector dw 10,11,12,13,14

.code

...

MOV BX,offset vector MOV SI, 2 MOV AX,[BX][SI]

OR

\_\_\_

MOV SI,4
MOV BX,offset vector
MOV AX,[BX][SI][2]

;init BX with the array address ;init SI with 2 ;store in AX the value 11

;init SI with 4 ;init BX with the array address ;store in AX the value 13

mm.ism.ase.ro

ISM



1010110110010101 10100110010101011



As best practice in ASM 8086 please take into account that:

- Use only BX, SI, DI, BP between "[]" for addressing memory
- By default:
  - BX is related with Data Segment DS:[BX],
  - SI is related with Data Segment DS:[SI],
  - DI is related with Extra Segment ES:[DI],
  - BP is related with Stack Segment SS:[BP]
  - •SP is related with Stack Segment SS:[SP]



#### I.4 Instructions Categories & Addressing Types

#### b) ARITHMETIC & LOGIC INSTRUCTIONS

#### The arithmetic instructions modifies the flags register

- CF = 1 if there is transport/borrow from/into the most significant bit of the result (bit 7 for BYTE OR 15 for WORD starting with numbering from right to left with 0);
- AF =1 if there is transport/borrow from/into bit 4 of the result (valid for BCD);
- ZF = 1 if the result of the operation is 0;
- SF = 1 if the sign bit of the result is 1 (bit 7 for BYTE OR 15 for WORD starting with numbering from right to left with 0);
- PF = 1 if the sum modulo 2 of the least significant 8 bits from the result is 0;
- OF = 1 if the result of the operation is too small or too big to be stored in the destination;



If the sum (ADD vs. ADC) between 2 signed BYTE operands/variables is greater than 127 or is less than -127 the microprocessor sets OF – is going to be 1. If the sum is greater than 255 the microprocessor sets CF – is going to be 1.

#### 

100101001001001011

101001100101010011 0010010010010010010

1001010010010010011

0001010110010101 10101101100101010 101001100101010011

## b) ARITHMETIC & LOGIC INSTRUCTIONS

.data vb DB 39

.code

...

MOV AL,26

**INC AL** 

ADD AL,76

ADD AL, vb

**MOV AH, AL** 

ADD AL, AH

RESULT								
Signed Unsigned Interpretation								
AL = 26	AL = 26 ECURITY MA							
AL = 27	AL = 27							
AL = 103	AL = 103							
AL = -114 and OF=1	AL = 142 ISM							
	AH = 142							
	AL = 28 and CF=1							



#### 

1001010010010010011 000101011001010101

1010110110010101

101001100101010011 0010010010010010010

1001010010010011

00010101110010101

10101101100101010 0010010010010010010

100101001001001011

1010011001010011

0010010010010010010 1001010010010010011

#### b) ARITHMETIC & LOGIC INSTRUCTIONS

.data vb DB 122

.code

...

**MOV AL,95** 

**DEC AL** 

**SUB AL,23** 

SUB AL, vb

**MOV AH,119** 

**SUB AL, AH** 

RESULT								
Signed Interpretation	Unsigned Interpretation							
AL = 95	AL = 95							
AL = 94	AL = 94 ECURITY							
AL = 71	AL = 71							
AL = -51	AL = 205 and SF=1							
AH = 119	ISM N							
AL = 86 and OF = 1								



0001010110010101

1010110110010101

1010011001010011

huw.ism.ase.10

## b) ARITHMETIC & LOGIC INSTRUCTIONS

#### ADD destination, source

- adds to the destination operand the value of the source operand;
- the addition is with operands on 8 or 16 bits;
- the operands are considered unsigned;
- allows multiple combinations for various types of the source and destination operand (register, immediate value, memory area) BUT excludes the following:
  - the destination operand MUST NOT be CS;
  - the destination and source operands MUST NOT be the memory areas in the same time (e.g. data segment variables);
  - if the source operand is an immediate value, the destination MUST NOT be segment register (CS, DS, ES, SS);
  - the destination MUST NOT be immediate value (constant value);
- if the result is greater than the destination operand capacity then the CF is set – value 1; the value from CF could be taken using ADC instruction (Add with Carry).

0001010110010101 1010110110010101 1010011001010011

## b) ARITHMETIC & LOGIC INSTRUCTIONS

#### SUB destination, source

- subtracts from the destination operand the value of the source operand;
- the subtraction is with operands on 8 or 16 bits;
- the operands are considered unsigned;
- allows multiple combinations for various types of the source and destination operand (register, immediate value, memory area) BUT excludes the following:
  - the destination operand MUST NOT be CS;
  - the destination and source operands MUST NOT be the memory areas in the same time (e.g. data segment variables);
  - if the source operand is an immediate value, the destination MUST NOT be segment register (CS, DS, ES, SS);
  - the destination MUST NOT be immediate value (constant value);
- if the result is greater than the destination operand capacity then the CF is set – value 1; the value from CF could be taken using SBC instruction (Subtract with Carry).

#### **I.4 Instructions Categories & Addressing Types**

### b) ARITHMETIC & LOGIC INSTRUCTIONS

#### **MUL** operand

- multiplies an unsigned value from AL register (if the operand type is byte) OR from AX register (if the operand type is word) with the value of the specified operand;
- the result is returned in AX if the operand type is byte and in DX:AX (the most significant bytes in DX) if the operand type is word;
- the flags register is modified: OF & CF are set (with value 1) if the significant part of the result is different by 0 (DX is significant part if the operand type is word, or AH is significant part if the operand type is byte); other flags SF, ZF, AF, PF;
- the operand may be a register or a memory variable;
- if the operand should be considered signed then IMUL instruction is used;

#### 

## b) ARITHMETIC & LOGIC INSTRUCTIONS

#### **DIV** divider

- integer division from the source operand to the divider;
- the source operand (dividend) is AX or DX:AX register, depending by divider bits length;
- the divider may be a register or a memory zone variable from the data segment;
- the operands are considered unsigned
- for signed operands is using IDIV instruction

Operands Type	Dividend	Divider	Quotient	Rest
16 bits	AX	8 bits	AL	AH
32 bits	DX:AX	16 bits	AX	DX







1001010010010010011

000101011001010101

1010110110010101 10100110010101011

0010010010010010010 1001010010010010011

0001010110010101 1010110110010101

1001010010010010011

101001100101010011 0010010010010010010

1001010010010010011

0001010110010101

10101101100101010 0010010010010010010

000101011001010101

**101**001100101010011

#### I.4 Instructions Categories & Addressing Types

#### b) ARITHMETIC & LOGIC INSTRUCTIONS

#### **NEG** operand

- used for subtract the operand from the value 0;
- the operand must be register or memory zone data segment variable;

#### **NOT** operand

used for inverting the bit values of the operand from 0 to 1 and vice versa;

#### AND operand1, operand2

used for doing logic bitwise AND between the bits of the operand1 and operand2;


#### OR operand1, operand2

used for doing logic bitwise OR between the bits of the operand1 and operand2;

#### XOR operand1, operand2

used for doing logic bitwise XOR-eXclusively OR between the bits of the operand1 and operand2;

#### **I.4 Instructions Categories & Addressing Types**



#### 1.5 x86 Instructions Encoding

#### The instruction encoding produces at minim 1 byte & at maximum 6 bytes

001	08100	0100	10010																
100	10100	0100	10011				1 (	or 2	by	tes						<b>0, 1</b> or	2 bytes	0, 1 or	2 bytes
000																octet inferior	octet superior	octet inferior	octet superior
101	011 <b>T</b>	nst	ruc	tion	coc	de	d	w	mo	d	r	eg		r,	/m	Offset or di	rect address	Immedi	iate data
101	00110	0010	0011				•	•	•				•						

cod		are default value
d	direction bit	if d = 0 the operation direction is memory → register (reg) if d = 1 the operation direction is register → memory OR register → register (reg is register and r/m is register or memory)
w	word/byte bit	if w = 1 the operands type is word if w = 0 the operands type is byte
mod	mode	encodes the addressing mode
reg	register	identifies the source register used in the instruction
r/m	register/memory	identifies the second operand as being register or memory area

<sup>\*</sup> this is a NOT 100% correct summary of 8086 microprocessor encoding procedure

#### I.5 x86 Instructions Encoding

#### The instruction encoding produces at minim 1 byte & at maximum 6 bytes

00	08/00/00/00/0										
100	1010010010011		1 (	or 2	bytes	}		0, 1 or	2 bytes	0, 1 or	2 bytes
000								octet inferior	octet superior	octet inferior	octet superior
10	Instruction	code	d	w	mod	reg	r/m	Offset or di	irect address	Immed	iate data
10	0011001010011						•				

reg	w =1	w = 0
000	AX	AL
001	CX	CL
010	DX	DL
011	ВХ	BL
100	SP	АН
101	ВР	СН
110	SI	DH
111	DI	ВН

	mod									
	00	01	10	1	1*					
r/m			CURI	w =1	w = 0					
000	DS:[BX+SI]	DS:[BX+SI+offset <sub>8</sub> ]	DS:[BX+SI+offset <sub>16</sub> ]	AX	AL					
001	DS:[BX+DI]	DS:[BX+DI+offset <sub>8</sub> ]	DS:[BX+DI+offset <sub>16</sub> ]	CX	CL					
010	SS:[BP+SI]	SS:[BP+SI+offset <sub>8</sub> ]	SS:[BP+SI+offset <sub>16</sub> ]	DX	DL					
011	SS:[BP+DI]	SS:[BP+DI+offset <sub>8</sub> ]	SS:[BP+DI+offset <sub>16</sub> ]	BX	BL					
100	DS:[SI]	DS:[SI+offset <sub>8</sub> ]	DS:[S <mark>I+offse</mark> t <sub>16</sub> ]	SP	АН					
101	DS:[DI]	DS:[DI+offset <sub>8</sub> ]	DS:[D <mark>I+offs</mark> et <sub>16</sub> ]	ВР	СН					
110	SS:[BP]	SS:[BP+offset <sub>8</sub> ]	SS:[BP+offset <sub>16</sub> ]	SI	DH					
111	DS:[BX]	DS:[BX+offset <sub>8</sub> ]	DS:[BX+offset <sub>16</sub> ]	DI	ВН					

<sup>\*</sup> this is a NOT 100% correct summary of 8086 microprocessor encoding procedure

<sup>\*</sup> for mod = 11, the instruction has 2 register operands and r/m specifies the source register.

Mnemonic and Description		Instruc	tion Code	
DATA TRANSFER				
MOV = Move:	76543210	76543210	76543210	76543210
Register/Memory to/from Register	100010dw	mod reg r/m		
Immediate to Register/Memory	1100011w	mod 0 0 0 r/m	data	data if $w = 1$
Immediate to Register	1011 w reg	data	data if w = 1	
Memory to Accumulator	1010000w	addr-low	addr-high	
Accumulator to Memory	1010001w	addr-low	addr-high	
Register/Memory to Segment Register	10001110	mod 0 reg r/m		
Segment Register to Register/Memory	10001100	mod 0 reg r/m		
PUSH = Push:				
Register/Memory	11111111	mod 1 1 0 r/m		
Register	0 1 0 1 0 reg	]		
Segment Register	0 0 0 reg 1 1 0			
POP = Pop:				
Register/Memory	10001111	mod 0 0 0 r/m		
Register	0 1 0 1 1 reg	]		
Segment Register	0 0 0 reg 1 1 1	]		
XCHG = Exchange:				
Register/Memory with Register	1000011w	mod reg r/m		
Register with Accumulator	10010reg	]		

010010010011		
010110010101		
IN = Input from:		
Fixed Port	1110010w	port
Variable Port	1110110w	
OUT = Output to:		
Fixed Port	1110011w	port
Variable Port	1110111w	
XLAT = Translate Byte to AL	11010111	
LEA = Load EA to Register	10001101	mod reg r/m
LDS = Load Pointer to DS	11000101	mod reg r/m
LES = Load Pointer to ES	11000100	mod reg r/m
LAHF = Load AH with Flags	10011111	
SAHF = Store AH into Flags	10011110	
PUSHF = Push Flags	10011100	
POPF = Pop Flags	10011101	



1001010010010011	Mnemonic and Description		Instruc	ction Code		
0001010110010101 1010110110010101	ARITHMETIC ADD = Add:	76543210	76543210	76543210	76543210	
0010010010010010	Reg./Memory with Register to Either	0 0 0 0 0 d w	mod reg r/m	]		
1001010010010011	Immediate to Register/Memory	10000sw	mod 0 0 0 r/m	data	data if s: w = 01	
0001010110010101	Immediate to Accumulator	0000010w	data	data if w = 1		
1010110110010101	ADC = Add with Carry:					
1010011001010011	Reg./Memory with Register to Either	000100dw	mod reg r/m	]		
0010010010010010	Immediate to Register/Memory	100000sw	mod 0 1 0 r/m	data	data if s: w = 01	]
1001010010010011	Immediate to Accumulator	0001010w	data	data if w = 1		
0001010110010101	INC = Increment:					
A CONTRACTOR OF THE CONTRACTOR	Register/Memory	1111111w	mod 0 0 0 r/m			
1010110110010101	Register	0 1 0 0 0 reg	]			à
0010010010010010	AAA = ASCII Adjust for Add	00110111				
1001010010010011	BAA = Decimal Adjust for Add	00100111				
1010011001010011	SUB = Subtract:			_		
0010010010010010	Reg./Memory and Register to Either	001010dw	mod reg r/m			_
1001010010010011	Immediate from Register/Memory	100000sw	mod 1 0 1 r/m	data	data if s w = 01	┚║
0001010110010101	Immediate from Accumulator	0010110w	data	data if w = 1		
1010110110010101	SSB = Subtract with Borrow					
	Reg./Memory and Register to Either	000110dw	mod reg r/m	]		
0010010010010010	Immediate from Register/Memory	100000sw	mod 0 1 1 r/m	data	data if s w = 01	]
1001010010010011	Immediate from Accumulator	000111w	data	data if w = 1		
0001010110010101	DEC = Decrement:			_		Þ
1010110110010101	Register/memory	1111111w	mod 0 0 1 r/m			
1010011001010011	Register	01001 reg				

## I.6 ASM 8086 Instructions & Encoding

0001010	0110010101				
101011	NEG = Change sign	1111011w	mod 0 1 1 r/m		
001001	CMP = Compare:				
100101 000101	Register/Memory and Register	001110dw	mod reg r/m		
101011	Immediate with Register/Memory	100000sw	mod 1 1 1 r/m	data	data if $s w = 01$
101001	Immediate with Accumulator	0011110w	data	data if w = 1	
001001	AAS = ASCII Adjust for Subtract	00111111			
100101	DAS = Decimal Adjust for Subtract	00101111			
000101	MUL = Multiply (Unsigned)	1111011w	mod 1 0 0 r/m		
101011	IMUL = Integer Multiply (Signed)	1111011w	mod 1 0 1 r/m		
001001	AAM = ASCII Adjust for Multiply	11010100	00001010		
100101	DIV = Divide (Unsigned)	1111011w	mod 1 1 0 r/m		
101001	IDIV = Integer Divide (Signed)	1111011w	mod 1 1 1 r/m		
001001	AAD = ASCII Adjust for Divide	11010101	00001010		
100101	<b>CBW</b> = Convert Byte to Word	10011000			
404044	CWD = Convert Word to Double Word	10011001			



*00*0400400400					
10010100100100 00010101100101	Mnemonic and Description		Instruc	tion Code	
10101101100101	LOGIC	76543210	76543210	76543210	76543210
00100100100100100	NOT = Invert	1111011w	mod 0 1 0 r/m		
10010100100100	SHL/SAL = Shift Logical/Arithmetic Left	110100vw	mod 1 0 0 r/m		
00010101100101	SHR = Shift Logical Right	110100vw	mod 1 0 1 r/m		
10101101100101	SAR = Shift Arithmetic Right	110100vw	mod 1 1 1 r/m		
10100110010100	$\mathbf{ROL} = \mathbf{Rotate\ Left}$	110100vw	mod 0 0 0 r/m		
00100100100100	ROR = Rotate Right	110100vw	mod 0 0 1 r/m		
10010100100100	$\mathbf{RCL} = \mathbf{Rotate} \ \mathbf{Through} \ \mathbf{Carry} \ \mathbf{Flag} \ \mathbf{Left}$	110100vw	mod 0 1 0 r/m		
00010101100101	RCR = Rotate Through Carry Right	110100vw	mod 0 1 1 r/m		
10101101100101	AND = And:				
00100100100100	Reg./Memory and Register to Either	0 0 1 0 0 0 d w mod reg r/m			
10010100100100	Immediate to Register/Memory	1000000 mod 100r/m		data	data if w = 1
10100110010100	Immediate to Accumulator	0010010w	data	data if w = 1	
00100100100100	$\label{eq:TEST} \textbf{TEST} = \textbf{And Function to Flags, No Result:}$				
10010100100100	Register/Memory and Register	1000010w	mod reg r/m		
00010101100101	Immediate Data and Register/Memory	1111011w	mod 0 0 0 r/m	data	data if w = 1
10101101100101	Immediate Data and Accumulator	1010100w data		data if w = 1	
00100100100100	OR = Or:		•		'
10010100100100				1	
00010101100101	Reg./Memory and Register to Either	000010dw	mod reg r/m		
10101101100101	Immediate to Register/Memory	1000000w	mod 0 0 1 r/m	data	data if w = 1
10100110010100	Immediate to Accumulator	0000110w	data	data if w = 1	

## I.6 ASM 8086 Instructions & Encoding

0010	10010010011				
001	XOR = Exclusive or:				
010	Reg./Memory and Register to Either	001100dw	mod reg r/m		
010	Immediate to Register/Memory	100000w	mod 1 1 0 r/m	data	data if w = 1
001	Immediate to Accumulator	0011010w	data	data if w = 1	
001	STRING MANIPULATION				
010	REP = Repeat	1111001z			
010	MOVS = Move Byte/Word	1010010w			
001	CMPS = Compare Byte/Word	1010011w			
001	SCAS = Scan Byte/Word	1010111w			
010	LODS = Load Byte/Wd to AL/AX	1010110w			
010	STOS = Stor Byte/Wd from AL/A	1010101w			
010	CONTROL TRANSFER				
010	CALL = Call:				
001	Direct within Segment	11101000	disp-low	disp-high	
001	Indirect within Segment	11111111	mod 0 1 0 r/m		
010	Direct Intersegment	10011010	offset-low	offset-high	
010			seg-low	seg-high	
703 101	Indirect Intersegment	11111111	mod 0 1 1 r/m		

101001001011					
Mnemonic and Description	Instruc				
JMP = Unconditional Jump:	76543210	76543210	76543210		
Direct within Segment	11101001	disp-low	disp-high		
Direct within Segment-Short	11101011	disp			
Indirect within Segment	11111111	mod 1 0 0 r/m			
Direct Intersegment	11101010	offset-low	offset-high		
		seg-low	seg-high		
Indirect Intersegment	11111111	mod 1 0 1 r/m			
RET = Return from CALL:					
Within Segment	11000011				
Within Seg Adding Immed to SP	11000010	data-low	data-high		
Intersegment	11001011				
Intersegment Adding Immediate to SP	11001010	data-low	data-high		
JE/JZ = Jump on Equal/Zero	01110100	disp			
JL/JNGE = Jump on Less/Not Greater or Equal	01111100	disp			
JLE/JNG = Jump on Less or Equal/ Not Greater	01111110	disp			

1001010010010011	JB/JNAE = Jump on Below/Not Above		
0001010110010101	or Equal	01110010	disp
1010110110010101	JBE/JNA = Jump on Below or Equal/ Not Above	01110110	disp
0010010010010010	JP/JPE = Jump on Parity/Parity Even	01111010	disp
100101001001001011	JO = Jump on Overflow	01110000	disp
0001010110010101	JS = Jump on Sign	01111000	disp
1010110110010101	JNE/JNZ = Jump on Not Equal/Not Zero	01110101	disp
1010011001010011	JNL/JGE = Jump on Not Less/Greater or Equal	01111101	disp
0010010010010010	JNLE/JG = Jump on Not Less or Equal/ Greater	01111111	disp
1001010010010011	JNB/JAE = Jump on Not Below/Above or Equal	01110011	disp
0001010110010101	JNBE/JA = Jump on Not Below or	01110111	disp
1010110110010101	Equal/Above  JNP/JPO = Jump on Not Par/Par Odd	01111011	disp
0010010010010010	JNO = Jump on Not Overflow	01110001	disp
1001010010010011	JNS = Jump on Not Sign	01111001	disp
1010011001010011	LOOP = Loop CX Times	11100010	disp
0010010010010010	LOOPZ/LOOPE = Loop While Zero/Equal	11100001	disp
1001010010010011	LOOPNZ/LOOPNE = Loop While Not	11100000	disp
0001010110010101	Zero/Equal  JCXZ = Jump on CX Zero	11100011	disp
1010110110010101	INT = Interrupt		
0010010010010010	·	11001101	h.m.a
1001010010010011	Type Specified	11001101	type
0001010110010101	Type 3	11001100	
1010110110010101	INTO = Interrupt on Overflow	11001110	
10100110110010101	IRET = Interrupt Return	11001111	

e	n	ħ.	0)	٨	ŧ	٨	N	ŧ	Λ	ñ	Ä	Λ	ñ	61
	Ų	V		V	l	V	V.	l	V	V	ļ	V	Ų	11
١	ni	'n	i	N	4	n	è	i	n	۸	4	n	i	11
1	V	V	l	V	l	V	I	l	V	V	l	V	Ì	01

Mnemonic and Description		Instruction Code
	76543210	76543210
PROCESSOR CONTROL		
CLC = Clear Carry	11111000	
CMC = Complement Carry	11110101	
STC = Set Carry	11111001	
CLD = Clear Direction	11111100	
STD = Set Direction	11111101	
CLI = Clear Interrupt	11111010	
STI = Set Interrupt	11111011	
HLT = Halt	11110100	
WAIT = Wait	10011011	
ESC = Escape (to External Device)	11011xxx	mod x x x r/m
LOCK = Bus Lock Prefix	11110000	





quired)

disp-low.

Mnemonics © Intel, 1978

#### I.6 ASM 8086 Instructions & Encoding

#### NOTES: M AL = 8-bit accumulator AX = 16-bit accumulator CX = Count register DS = Data segment 🎹 ES = Extra segment Above/below refers to unsigned value Greater = more positive; Less = less positive (more negative) signed values $\mathbf{m}$ if d = 1 then "to" req; if d = 0 then "from" req if w = 1 then word instruction; if w = 0 then byte instruction ∭if mod = 11 then r/m is treated as a REG field m if mod = 00 then DISP = 0\*, disp-low and disp-high are absent if mod = 01 then DISP = disp-low sign-extended to 16 bits, disp-high is absent mif mod = 10 then DISP = disp-high; disp-low if r/m = 000 then EA = (BX) + (SI) + DISP $\square$ if r/m = 001 then EA = (BX) + (DI) + DISP $\iiint$ if r/m = 010 then EA = (BP) + (SI) + DISP m if r/m = 011 then EA = (BP) + (DI) + DISP if r/m = 100 then EA = (SI) + DISP $\square$ if r/m = 101 then EA = (DI) + DISP m if r/m = 110 then EA = (BP) + DISP\* if r/m = 111 then EA = (BX) + DISP DISP follows 2nd byte of instruction (before data if re-

\*except if mod = 00 and r/m = 110 then EA = disp-high;

if s w = 01 then 16 bits of immediate data form the operand

if s w = 11 then an immediate data byte is sign extended to form the 16-bit operand

if v = 0 then "count" = 1; if v = 1 then "count" in (CL) x = don't care

z is used for string primitives for comparison with ZF FLAG

#### SEGMENT OVERRIDE PREFIX

0 0 1 reg 1 1 0

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)	Segment		
000 AX	000 AL	00 ES		
001 CX	001 CL	01 CS		
010 DX	010 DL	10 SS		
011 BX	011 BL	11 DS		
100 SP	100 AH			
101 BP	101 CH			
110 SI	110 DH			
111 DI	111 BH			

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS = X:X:X:(OF):(DF):(IF):(IF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

1010011001010011

```
1001010010010010011
0001010110010101
SAMPLE:
1001010010010010011
000101011001010101
                                                                mov BX, AX;
                    8B
                                             D8
1010110110010101
1010011001010011
            1000 1011
                                   11 011 000
100101001001001
                                    mod reg r/m
                           dw
000101011001010101
           1000 1011
                                      11 000 011
0010010010010010010
100101001001001011
1010011001010011
                                                               mov AX, BX;
                    8B
                                             C3
0010010010010010010
                                                                                                         ISM
1001010010010011
000101011001010101
1010110110010101
0010010010010010010
100101001001001011
0001010110010101
1010110110010101
```

0010010010010010010 1001010010010010011

0001010110010101 1010110110010101

1010011001010011

0010010010010010

1001010010010011

1010011001010011

0010010010010010

1001010010010010011 000101011001010101

1010110110010101

0010010010010010010

### **I.7** The Fundamental Programming Control Structures

## a) CMP Instruction

- Compares 2 values using a virtual subtract operation;
- The operands are not modifying their values;
- The flags from the flags register are set in order to reflect the result of the imaginary subtraction operation.

#### Flags Bits Affected:

- OF (overflow)
- SF (sign)
- ZF (zero)
- PF (parity)
- CF (carry)

#### **Operands types**

- register / register
- register / memory
- register / immediate
- memory / register

mmv.ism.ase.x

1010110110010101

1010110110010101

1010011001010011

0010010010010010010 1001010010010010011

1010011001010011

0010010010010010010 1001010010010010011

0001010110010101 10101101100101010

1010011001010011

### I.7 The Fundamental Programming Control Structures

## **Sample for CMP instruction**

$$AX = 10, BX = -12$$

- CMP AX, BX
  - AX BX = +22

- CMP BX, AX
  - BX AX = -22

- CMP AX, AX
  - $\bullet$  AX AX = 0

#### Flags Status:

• SF=0, CF=1, OF=0, ZF=0

• SF=1, CF=0, OF=0, ZF=0

• SF=0, CF=0, OF=0, ZF=1

## I.7 The Fundamental Programming Control Structures

## b) Conditional Jumps

Operation	When both operands are unsigned	When at least one operand is signed		
<> or !=	JNE or JNZ	JNE or JNZ		
= or ==	JE or JZ	JE or JZ		
>=	JNB	C STNL MAS		
>	JNBE or JA	JNLE or JG		
<= JNA		JNGSM		
<	JNAE	JNGE or JL		

huw.ism.ase.10

#### I.7 The Fundamental Programming Control Structures

- c) Control Structures in Programming
  - IF-THEN
  - IF-THEN-ELSE
  - REPEAT
  - DO-WHILE
  - WHILE-DO



In **x86 ASM** these control structures in programming are implemented using CMP or TEST Instruction & "JUMPs"





### I.7 The Fundamental Programming Control Structures

## The Programming Control Structure IF-THEN

C/C++/Java

if (op1 == op2)

< expression 1 >

< expression 2 >

**ASSEMBLER** 

cmp op1, op2

jne false

<expression 1>

<expression 2>

false:

code>

ISM

#### I.7 The Fundamental Programming Control Structures

## The Programming Control Structure IF-THEN-ELSE

```
1001010010010010011
0001010110010101
                              C/C++/Java
1010110110010101
1010011001010011
0010010010010010
                   if (op1 > op2)
100101001001001011
00010101110010101
1010110110010101
                         < expression 1 >
0010010010010010010
                         < expression 2 >
100101001001001011
1010011001010011
0010010010010010010
                    else
1001010010010011
000101011001010101
                         < expression 3 >
1010110110010101
0010010010010010010
                         < expression 4 >
1001010010010010011
0001010110010101
1010110110010101
```

#### **ASSEMBLER**

```
cmp op1, op2
  jle else
  < expression 1 >
        < expression 2 >
      jmp done
else:
        < expression 3 >
        < expression 4 >
        done:
```

#### I.7 The Fundamental Programming Control Structures

## The Programming Control Structure REPEAT

```
C/C++/Java
```

**ASSEMBLER** 

```
for (init; op1<op2; iteration)
{
    <expression 1>
    <expression 2>
}
```

```
<init>
repeat:
  cmp op1,op2
  jae final
  <expression 1>
  <expression 2>
  <iteration>
  jmp repeat
final:
```

## **I.7** The Fundamental Programming Control Structures

## The Programming Control Structure DO-WHILE

```
do
{
    <expression 1>
     <expression 2>
} while (op1 != op2);
```

C/C++/Java

**ASSEMBLER** 

```
do:
    <expression 1>
    <expression 2>
    cmp op1,op2
jnz do
```

## I.7 The Fundamental Programming Control Structures

## The Programming Control Structure *DO-WHILE*- ASM x86 loop instruction

```
<u>C/C++/Java</u>
```

#### **ASSEMBLER**

```
i=n;
do
{
    <expression 1>
     <expression 2>
     i=i-1;
} while (i>0);
```

```
mov cx,n
repeat:
    <expression 1>
    <expression 2>
loop repeat
```

Loop instruction is a conditional (by CX) jump and it MUST be a short jump to the specified label (between -127 and +127 bytes from the current position)

0001010110010101

1010110110010101

1010011001010011

0010010010010010

100101001001001011

00010101110010101

1010110110010101 0010010010010010010

100101001001001011

1010011001010011

0010010010010010

1001010010010010011

0001010110010101

1010110110010101

0010010010010010

100101001001001011

0001010110010101

1010110110010101

101001100101010011

## **I.7** The Fundamental Programming Control Structures


## The Programming Control Structure CASE (SWITCH)


## C/C++/Java

```
switch (value) {
  case constant_value1:
        <expression 1>
        break;
  case constant_value2:
        <expression 2>
        break;
...
  default:
        <expression>
}
```

## **ASSEMBLER**

```
cmp value, constant_value1
    ie case1
    cmp value, constant value2
    je case2
    jmp default
case1:
    <expression 1>
    jmp final
                         ISM
case2:
    <expression 2>
    jmp final
default:
    <expression>
final:
```





*0+0**0**00*040*				
1010110110010101	0012	03 00	add AX, [BX][SI]	
0010010010010010	0014		inc SI	
100101001001001011	0015	46	inc SI	æ
1010011001010011	0016	E2 FA	loop REPETA	Area
0010010010010010	0018	A3 000Ar	mov suma, AX	Data

001B B8 4C00


001E CD 21


IOOP REPEIA
mov suma, AX mov ax, 4C00h int 21h

				and the same	-c111	DITL	194	
DS:00	01	02	03	04	05	06	07	08
04h	00h	17h	00h	10h	00h	23h	00h	0Ch
DS:09	0A	ОВ	ОС	0D	1 10		III	P
00h	00h	00h	00h	00h	Z 19	ям 🙎	1 18	

end START

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	1	•	-	ı	-	-	-





	0012	03 00	add AX, [BX][SI]
0010010010010010			inc SI
1001010010010011	0015	46	inc SI
	0016	E2 FA	loop REPETA
1010011001010011			•
0010010010010010010	0018	A3 000Ar	mov suma, AX
0010010010010010	001B	B8 4C00	mov ax, 4C00h
100101001001001011		CD 21	int 21h

0010010010010010010 1001010010010011 0001010110010101

1010110110010101 1010011001010011

DS:00	01	02	03	04	05
04h	00h	17h	00h	10h	00h
DS:09	0A	ОВ	ОС	0D	1
		y y			7
00h	00h	00h	00h	00h	7 1

Data Area

end START

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
•	-	1	•	-	•	-	-	-

06

23h


ISM


07

00h

08

0Ch





10110110010101	0012 03 00	add AX, [BX][SI]
10010010010010	0014 46	inc SI

0014 46 inc SI 0015 46 inc SI

1010011001010011

0010010010010010

1001010010010011

000101011001010101 10101101100101010

0010010010010010010 1001010010010010011

0001010110010101 10101101100101010 10100110010100011 0016 E2 FA loop REPETA

0018 A3 000Ar mov suma, AX 001B B8 4C00 mov ax, 4C00h 001E CD 21 int 21h

DS:00	01	02	03	04	05
04h	00h	17h	00h	10h	00h
DS:09	0A	ОВ	ОС	0D	1
		Y Y	.00	15////	7
00h	00h	00h	00h	00h	2 1

Data Area

end START

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	1	•	-	-	-	-	-

Stack Area

huw.ism.ase.10

06

23h


ISM


07

00h

08

0Ch





1010110110010101 0010010010010010	0014	_	add AX, [BX][SI] inc SI
1001010010010010011	0015	E2 FA	inc SI
1010011001010011	0016		loop REPETA
0010010010010010	001B	A3 000Ar	mov suma, AX
100101001001001011		B8 4C00	mov ax, 4C00h
00010101110010101		CD 21	int 21h

				All Control	100	11 11	756	
DS:00	01	02	03	04	05	06	07	08
04h	00h	17h	00h	10h	00h	23h	00h	0Ch
			7					
DS:09	0A	ОВ	ОС	0D	1 10	2 )3	III	72
<b>DS:09</b> 00h	<b>0A</b> 00h	<b>OB</b> 00h	<b>oc</b> 00h	<b>OD</b> 00h	15	EM S	TR	3

end START

1010110110010101


1010110110010101 101001100101010011


0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	-	-	•	-	-	-

Data Area

Stack Area

muw.ism.ase.ro





101010010101010101			
10101101101101010101	0012	03 00	add AX, [I
0010010010010010	0014	46	inc SI

1010011001010011

0010010010010010

1001010010010011

000101011001010101 10101101100101010

0010010010010010010 1001010010010010011

0001010110010101 10101101100101010 10100110010100011 0012 03 00 add AX, [BX][SI] 0014 46 inc SI 0015 46 inc SI

Data Area

0016 E2 FA loop REPETA

 0018 A3 000Ar
 mov suma, AX


 001B B8 4C00
 mov ax, 4C00h


 001E CD 21
 int 21h

			100	CIIDITI				
DS:00	01	02	03	04	05	06	07	08
04h	00h	17h	00h	10h	00h	23h	00h	0Ch
DS:09	0A	ОВ	ОС	0D	1 10		III	P
00h	00h	00h	00h	00h	Z 19	ям 🔊	M	

end START

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	1	-	-	-	-	-	-





1010110110010101		
10101101101101010101	0012 03 00	add AX, [BX][SI]
0010010010010010	0014 46	inc SI
1001010010010011	0015 46	inc SI
	0016 E2 FA	loop REPETA

0010010010010010

1001010010010011

000101011001010101 10101101100101010

0010010010010010010 1001010010010010011

0001010110010101 10101101100101010 10100110010100011 0018 A3 000Ar mov suma, AX 001B B8 4C00 mov ax, 4C00h 001E CD 21 int 21h

	200				
05	04	03	02	01	DS:00
00h	10h	00h	17h	00h	04h
1 100	0D	ОС	ОВ	0A	DS:09
Z IS	00h	00h	00h	00h	00h
1.173					

Data Area

06

23h

07


00h


08

0Ch

end START

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	1	-	-	-	-	-	-





Area
Data /

					2000	_
I	DS:00	01	02	03	04	05
	04h	00h	17h	00h	10h	00
	DS:09	0A	ОВ	ОС	0D	
	00h	00h	00h	00h	00h	2
						1000

end START

inc SI inc SI

int 21h

loop REPETA

mov suma, AX

mov ax, 4C00h

0010010010010010010

100101001001001011

1010011001010011

0010010010010010

1001010010010011

000101011001010101 10101101100101010

1010110110010101 10100110010101011 0014 46

0015 46

0016 E2 FA

001E CD 21

0018 A3 000Ar

001B B8 4C00

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	ı	•	-	-	-	-	-

Stack Area

huw.ism.ase.ro

06

23h


ISM

07

00h

08

0Ch




inc SI inc SI

int 21h

loop REPETA

mov suma, AX

mov ax, 4C00h



	DS:00
	04h
	DS:09
l	00h

00h

Data Area

					CHIPITA					
	DS:00	01	02	03	04	05	06	07	08	
İ	04h	00h	17h	00h	10h	00h	23h	00h	0Ch	
	DS:09	0A	ОВ	ОС	0D	1 36		TI	P	

00h

ISM

end START

0014 46

0015 46

0016 E2 FA

001E CD 21

0018 A3 000Ar

001B B8 4C00

0010010010010010010

100101001001001011

1010011001010011

0010010010010010

1001010010010011

000101011001010101 1010110110010101


0010010010010010010 1001010010010011


0001010110010101 1010110110010101 101001100101010011

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	-	-	ı	ı	1	-

00h

00h





1010110110010101 0010010010010010010	0012 0014	03 00 46	add AX, [BX][SI] inc SI
1001010010010011	0015	_	inc SI loop REPETA
0010010010010010	0018	A3 000Ar	mov suma, AX

 0018 A3 000Ar
 mov suma, AX

 001B B8 4C00
 mov ax, 4C00h

 001E CD 21
 int 21h

Data Area

DS:00	01	02	03	04	05	06
04h	00h	17h	00h	10h	00h	23h
DS:09	0A	ОВ	ОС	0D	1 10	
00h	00h	00h	00h	00h	15 70	

CILDITAL

08

0Ch

00h

end START


1001010010010011


000101011001010101 10101101100101010

0010010010010010010 1001010010010010011

0001010110010101 10101101100101010 10100110010100011

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	-	-	-	-	-	-





1010110110010101	0012	03 00	add AX, [BX][SI]	
0010010010010010			inc SI	
1001010010010011	0015		inc SI	9
1010011001010011	0016	E2 FA	loop REPETA	4

 0018 A3 000Ar
 mov suma, AX

 001B B8 4C00
 mov ax, 4C00h

 001E CD 21
 int 21h

				100	- MI	1111	756
DS:00	01	02	03	04	05	06	07
04h	00h	17h	00h	10h	00h	23h	00h
DS:09	0A	ОВ	ОС	0D	1 10		III
00h	00h	00h	00h	00h	7 19	м 🧟	M


end START


0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	•	-	-	-	-	-

Stack Area

huw.ism.ase.ro

0Ch





Area
Data

add AX, [BX][SI]

loop REPETA

mov suma, AX

mov ax, 4C00h

inc SI inc SI

int 21h

				and the same	CILI	TTV	The same of the sa
DS:00	01	02	03	04	05	06	07
04h	00h	17h	00h	10h	00h	23h	00h
DS:09	0A	ОВ	ОС	0D	1 10		I
00h	00h	00h	00h	00h	7 19	SM M	N/

08

0Ch

end START

0012 03 00

0016 E2 FA

001E CD 21

0018 A3 000Ar

001B B8 4C00

0014 46

0015 46

0010010010010010010

100101001001001011

1010011001010011

0010010010010010


1001010010010011


000101011001010101 10101101100101010

0010010010010010010 1001010010010010011

0001010110010101 10101101100101010 101001100101010011

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	ı	•	-	-	-	-	-





001001001001001010	0012 0014	03 00	add AX, [BX][SI] inc SI
1001010010010010011	0015	46	inc SI
1010011001010011	0016	E2 FA	loop REPETA
0010010010010010		A3 000Ar B8 4C00	mov suma, AX mov ax, 4C00h

mov ax, 4C00h int 21h

Data Area

DS:00	01	02	03
04h	00h	17h	00
DS:09	0A	ОВ	00

end START

001E CD 21

1001010010010011

0001010110010101 1010110110010101

0010010010010010010 1001010010010011

0001010110010101 1010110110010101 1010011001010011

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	-	-	•	-	-	-

04

10h

0D

00h

05

00h

06

23h


ISM


07

00h

08

0Ch





1010110110010101			
	0012	03 00	add AX, [BX][SI]
0010010010010010	0014	46	inc SI
1001010010010011	0015	46	inc SI
	0016	E2 FA	loop REPETA
1010011001010011			
0010010010010010010	0018	A3 000Ar	mov suma, AX
0010010010010010	001B	B8 4C00	mov ax, 4C00h
1001010010010011		CD 21	int 21h

Data Area

DS:00	01	02	03	04	05	06
04h	00h	17h	00h	10h	00h	23h
DS:09	0A	ОВ	ОС	0D	1 10	
00h	00h	00h	00h	00h	7 15	ям 🖇
					I III	

end START

int 21h

000101011001010101 1010110110010101

0010010010010010010 1001010010010011

0001010110010101 1010110110010101 1010011001010011

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	-	-	•	-	-	-


Stack Area hww.ism.ase.ro


07

00h

08

0Ch





Area	
ta A	4
Ω	

	DS:00	01	02	03	04	05	06
	04h	00h	17h	00h	10h	00h	23
Ī	DS:09	0A	ОВ	ОС	0D	1 10	
	<b>DS:09</b> 00h	<b>0A</b> 00h	<b>0B</b> 00h	<b>oc</b> 00h	<b>0D</b> 00h	15	SM.

00h

08

0Ch

end START

inc SI inc SI

int 21h

**loop REPETA** 

mov suma, AX

mov ax, 4C00h

0010010010010010010

100101001001001011

1010011001010011

0010010010010010

1001010010010011

000101011001010101 10101101100101010

0010010010010010010 1001010010010010011

0001010110010101 10101101100101010 101001100101010011 0014 46

0015 46


0016 E2 FA


001E CD 21

0018 A3 000Ar

001B B8 4C00

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	1	•	-	-	-	1	ı





1010110110010101 0012 03 00 add AX. [F

1001010010010011

1010011001010011

0010010010010010

1001010010010011

000101011001010101 1010110110010101

0010010010010010010 1001010010010011 0001010110010101

1010110110010101 101001100101010011

add AX, [BX][SI] 0014 46 inc SI inc SI 0015 46

0016 E2 FA loop REPETA

0018 A3 000Ar mov suma, AX 001B B8 4C00 mov ax, 4C00h 001E CD 21

int 21h

Data Area


	_		-	and the same of th	~111	DITL	The same of the sa
DS:00	01	02	03	04	05	06	07
04h	00h	17h	00h	10h	00h	23h	00h
DS:09	0A	ОВ	ОС	0D	1 10		III
00h	00h	00h	00h	00h	7 19	м 🛭	N.


80

0Ch

end START

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	-	-	ı	-	-	-





1010110110010101 0010010010010010010 1001010010	0014 0015	_	add AX, [BX][SI] inc SI inc SI loop REPETA
0010010010010010 1001010010010010011	001B	A3 000Ar B8 4C00 CD 21	mov suma, AX mov ax, 4C00h int 21h


Data Area


_					2000		C 2 L L	7774
	DS:00	01	02	03	04	05	06	07
Ī	04h	00h	17h	00h	10h	00h	23h	00h
	DS:09	0A	ОВ	ОС	0D	1 10		III
	00h	00h	00h	00h	00h	7 19	м 🙎	
.	uun	uun	uun	uun	oun	Ga IS	M M	

0Ch

end START

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	-	-	-	-	-	-





					and the same	CILI	TTL	The same of the sa	
	DS:00	01	02	03	04	05	06	07	08
	04h	00h	17h	00h	10h	00h	23h	00h	0Ch
L									
	DS:09	0A	ОВ	ОС	0D	1 10		III	P
	<b>DS:09</b> 00h	<b>0A</b> 00h	<b>OB</b> 00h	<b>oc</b> 00h	<b>OD</b> 00h	19	SM S	P	P

end START

inc SI inc SI

int 21h

loop REPETA

mov suma, AX

mov ax, 4C00h

Data Area

0010010010010010010

100101001001001011

1010011001010011

0010010010010010

1001010010010011

000101011001010101 1010110110010101

0010010010010010010 1001010010010011

0001010110010101 1010110110010101 101001100101010011

0014 46

0015 46


0016 E2 FA


001E CD 21

0018 A3 000Ar

001B B8 4C00

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	•	-	-	-	-	-





1010110110010101			
10101101101101010101	0012	03 00	add AX, [BX][SI]
0010010010010010	0014		inc SI
1001010010010011	0015	46	inc SI
	0016	E2 FA	loop REPETA
1010011001010011			•
0010010010010010010	0018	A3 000Ar	mov suma, AX
0010010010010010	001B	B8 4C00	mov ax, 4C00h
1001010010010010011	001E	CD 21	int 21h


Data Area


				100	- m11	TTU	The same
DS:00	01	02	03	04	05	06	07
04h	00h	17h	00h	10h	00h	23h	00h
DS:09	0A	ОВ	ОС	0D	1 10		III
00h	00h	00h	00h	00h	7 19	SM M	

0Ch

end START

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	-	-	•	-	-	-





					A STATE OF THE STA	CILI	TTL	The same of the sa	
	DS:00	01	02	03	04	05	06	07	08
Area	04h	00h	17h	00h	10h	00h	23h	00h	0Ch
Data A	DS:09	0A	ОВ	ос	0D	1 10		III	P
	00h	56h	00h	00h	00h	Z 15	ям 🔏		

0016 E2 FA loop REPETA 0018 A3 000Ar mov suma, AX

0014 46

0015 46

001B B8 4C00

001E CD 21

100101001001001011

1010011001010011

0010010010010010

1001010010010011

000101011001010101 1010110110010101

0010010010010010010 1001010010010011

0001010110010101 1010110110010101 101001100101010011


mov ax, 4C00h


int 21h

inc SI inc SI

end START

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	1	-	-	-	-	-	-





_						CILI	TTV	The same of the sa	
$[ \ ]$	DS:00	01	02	03	04	05	06	07	180
$\int$	04h	00h	17h	00h	10h	00h	23h	00h	100
•				11					
	DS:09	0A	ОВ	ос	0D	1 10		III	
	<b>DS:09</b> 00h	0A 56h	0В 00h	<b>oc</b> 00h	<b>0D</b> 00h	19	SM &	TR.	

0Ch

end START

inc SI inc SI

int 21h

loop REPETA

mov suma, AX

mov ax, 4C00h

Data Area

0014 46

0015 46

0016 E2 FA

001E CD 21

0018 A3 000Ar

001B B8 4C00

100101001001001011

1010011001010011

0010010010010010

1001010010010011

000101011001010101 1010110110010101

0010010010010010010 1001010010010011

0001010110010101 1010110110010101 101001100101010011


0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	ı	-	ı	-	ı	ı

```
1011110110101010
0110101110001011
1010011001010011
0010010010010010010
100101001001001011
0001010110010101
1010110110010101
0010010010010010
100101001001001011
000101011001010101
1010110110010101
1010011001010011
0010010010010010
100101001001001011
000101011001010101
1010110110010101
0010010010010010
1001010010010011
1010011001010011
0010010010010010
1001010010010011
0001010110010101
1010110110010101
0010010010010010
1001010010010011
0001010110010101
1010110110010101
```

# DAY 2



#### I.8 PROCEDURES




0010010010010010010

## I.8 PROCEDURES

General structure of the procedure in assembler:

Procedure_Name PROC [FAR   NEAR]	
Registers Saving	
Processing code using the formal parameters	15
Saving the results	
Register restoring	
RET [bytes_no]	
[Procedure_Name] ENDP	9

#### I.8 PROCEDURES



SS:0010

SS:0010

SS:000E


save the address of the

instruction

SS:000E

#### I.8 PROCEDURES

**End PROC** 



## I.8 PROCEDURES

1001010010010010011 00010101110010101	OPERAND TYPE	DESCRIPTION
10101101100101010 0010010010010010010	CALL procedure_name	Procedure name is called as beig a label.
1001010010010010011 00010101100101010 10101101	CALL label	The microprocessor considers in these situations that the label is local and the jump is NEAR => the jump must be in terms of bytes related to encoded instructions in range [-32768,32676] bytes.
0010010010010010 1001010010010010	CALL FAR PTR label	The label is in another segment. The instruction replaces CS and IP register values with the value of the label's segment & offset.
0001010110010101 10101101100101010 001001	CALL register or variable	The value from the register or the variable is copied in IP register after the old IP value has been pushed on the stack segment. Therefore, the register or the variable represents a NEAR pointer (contains only the procedure offset)
1010011001010011 0010010010010010010 1001010010	CALL [WORD DOUBLE] PTR variable	The value from the variable represents an offset and the jump is NEAR type. Usually the variable is represented by a index register (SI,DI) or base register (BX) – an indirect addressing type. In [BX] or [SI] or [DI] should be specified how many bytes are read (must be indicated the JUMP type – NEAR/WORD, are read 2 bytes; FAR/DOUBLE are read 4 bytes).
0010010010010010010 10010100010010011 00010101100100	CALL DWORD PTR address	The value from the variable represents a segment + offset and the JUMP is FAR type. Usually the variable is represented by a index register (SI,DI) – [SI] or [DI] or base register (BX) – [BX] – an indirect addressing type.


#### I.8 PROCEDURES


#### 

## I/O Parameters Transfer to the Procedures

- VARIABLES declared into memory data segment;
- **REGISTERS** best practice the results
- STACK transfer area between the procedures and the main program – best practice – the input parameters;









	DS:00	01	02	03	04	05	06	07	08
Data	04h	00h	17h	00h	10h	00h	23h	00h	0Ch
Segment	DS:09	0A	ОВ	ОС	0D	1 10		III	B
	00h	00h	00h	00h	00h	15	M M	M	

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	-	-	ı	-	-	-

Stack Segment 400.ism.ase.10





Data	04h	00h	17h	00h	10h	
Segment	DS:09	0A	ОВ	OC	0D	
	00h	00h	00h	00h	00h	

02

03

DS:00

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	-	-	-	-	-	-

04

05

00h

06

23h

ISM


07


00h

08

0Ch


Stack Segment 400.ism.ase.10






	DS:00	01	02	03	04	05	06	07	08
Data	04h	00h	17h	00h	10h	00h	23h	00h	0Ch
Segment	DS:09	0A	ОВ	ос	0D	1 10		III	P
	00h	00h	00h	00h	00h	7 19	SM M	N/	

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	ı	-	1	ı	0200	ı







Data Segment
Segment

DS:00	01	02	03	04	05	06	07	08
04h	00h	17h	00h	10h	00h	23h	00h	0Ch
DS:09	0A	ОВ	ОС	0D	1 10		III	P
00h	00h	00h	00h	00h	Z 15	м 🧟	M	

AND THE SECOND PORTS

00	00	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
•	-	ı	ı	ı	ı	1	1	0200	ı







Data	
Segment	
_	

DS:00	01	02	03	04	05	06	07	08
04h	00h	17h	00h	10h	00h	23h	00h	0Ch
DS:09	0A	ОВ	ОС	0D	1 10		III	B
00h	00h	00h	00h	00h	Z 19	ям 🧟	M	
					1.1/7	Dh.	11111	

0000	0002	0004	0006	0008	000A	000C	000E	SS:0010
_	-	-	-	-	-	0400	0200	-








Data Segment


					and the same	Jan 1	1174	700	
	DS:00	01	02	03	04	05	06	07	08
I	04h	00h	17h	00h	10h	00h	23h	00h	0Ch
	DS:09	0A	ОВ	ОС	0D	1 10		III	B
	00h	00h	00h	00h	00h	7 19	м 🔊	X	


0000	0002	0004	0006	0008	000A	000C	000E	SS:0010
-	-	-	-	-	-	0400	0200	-





























































Data	
Segment	

DS:00	01	02	03	04	05	06	07	08
04h	00h	17h	00h	10h	00h	23h	00h	0Ch
DS:09	0A	ОВ	ОС	0D	1 10	13	III	P

0000	0002	0004	0006	0008	000A	000C	000E	SS:0010
-	-	-	-	1400	0A00	0400	0200	-

Stack Segment 400.ism.ase.10





Data
Segment
Jeg

DS:00	01	02	03	04	05	06	07	08
04h	00h	17h	00h	10h	00h	23h	00h	0Ch
DS:09	0A	ОВ	ОС	0D	1 10		III	B
00h	56h	00h	00h	00h	7 19	SM &	N.	

0000	0002	0004	0006	8000	000A	000C	000E	SS:0010
-	-	-	-	-	-	-	-	-

Stack Segment 400.ism.ase.10

# I.9 MACRODEFINITIONS

# a) DEFINING & EXPANDING THE MACRODEFINITIONS

ASM Source Code sequence which is used for the program modularization.

**SYNTAX:** 

Macro\_Name MACRO ;Instructions ENDM

The macro-definitions are NOT procedures => they are expanded in the preprocessing step which is before the assembling step – the "macro-definition call" is replaced by the source code of the instructions from the macro-definition body.

huw.ism.ase.10

# I.9 MACRODEFINITIONS

# b) MACRODEFINITIONS without PARAMETERS

#### Saving the registers:

savereg MACRO

push AX

push BX

push CX

push DX

push SI

push DI

#### **ENDM**

#### **Restoring the registers:**

restreg MACRO

pop DI

pop SI

pop DX

pop CX

pop BX

pop AX

#### **ENDM**

## Macro-definitions "Call" & Expanding:

#### Procedura 1 PROC NEAR

savereg

restreg

RET

Procedura1 ENDP

## Procedura 1 PROC NEAR

push AX push BX

pop BX

pop AX www.isr

**RET** 

Procedura1 ENDP




1010011001010011

# I.9 MACRODEFINITIONS

#### 

```
macro_name MACRO P1, P2,..., Pn ;Instructions ENDM
```



1010110110010101 0010010010010010 1001010010010011

0001010110010101

1010110110010101

1010011001010011

0010010010010010

100101001001001011

000101011001010101

**101**011011001010101

0010010010010010010

1001010010010011

1010011001010011

0010010010010010010

1001010010010011

1010110110010101

0010010010010010

1001010010010011

0001010110010101 1010110110010101 1010011001010011

# I.9 MACRODEFINITIONS

# c) MACRODEFINITIONS with PARAMETERS



The one must pay attention to the modification of the SP register value which is directly related with the stack segment access -**PUSH/POP** instructions

```
swap01 MACRO X, Y
                     push AX
                     push BX
                     mov BX, X
                     mov AX, Y
                     mov X, AX
                     mov Y, BX
                     pop BX
                     pop AX
000101011001010101 ENDM
```

```
swap01 AX, SI; Interchange AX with SI?
          push AX
          push BX
          mov BX, AX
          mov AX, SI
          mov AX, AX
          mov SI, BX
          pop BX
          pop AX
```

```
mov BX, SP
          mov AX, DI
mov SP, AX; Here SP is modified
```

mov DI, BX; and the POP instructions

swap01 SP, DI; Interchange SP with DI?

; are compromised pop BX

push AX

push BX

; (solve with XCHG instruction) pop AX

# I.9 MACRODEFINITIONS

```
100101001001001011
0001010110010101
1010110110010101
0010010010010010010
1001010010010010011
0001010110010101
1010110110010101
1010011001010011
0010010010010010
100101001001001011
000101011001010101
1010110110010101
0010010010010010
100101001001001011
1010011001010011
0010010010010010010
1001010010010010011
0001010110010101
1010110110010101
0010010010010010010
100101001001001011
0001010110010101
1010110110010101
```

101001100101010011

# d) LOCAL LABELS & VARIABLES

```
Local Labels (in expanding step maxim 10000)
minim MACRO a, b, c, min
 local et1, et2
 push AX
 mov AX, a
 cmp AX, b
 jlz etl
 mov AX, b
et1:
 cmp AX, c
 ilz et2
 mov AX, c
et2:
 mov min, AX
 pop AX
ENDM
```

```
Local variables

mask MACRO X
local masca
.data
masca equ 00001111b
.code
push AX
mov AL, X
and AL, masca
mov X, AL
pop AX
ENDM
```

# I.9 MACRODEFINITIONS

# d) LOCAL LABELS & VARIABLES

1010011001010011

Main Program:
...
minim x, y, z, min1
minim w, v, u, min2
minim i, j, k, min3
minim min1, min2, min3, min
...

MACRO-DEFINITION "CALL **push AX** mov AX, x cmp AX, y jlz et10000 mov AX, y et10000: cmp AX, z ilz et20000 mov AX, z et20000: mov min1, AX pop AX push AX mov AX, w **MACROEXPANDING (‡)** cmp AX, v jlz et10001 mov AX, v et10001: cmp AX, u ilz et20001 mov AX, u et20001: mov min2, AX DOD AX

MACROEXPANDING 1

MACROEXPANDING 2


ISM

m mesaj

# I.9 MACRODEFINITIONS

# REPETITIVE MACRO-DEFINITIONS & SPECIFIC OPERATORS

REPT n ;instructions ENDM IRP formal\_p, <actual\_prms\_list>
 ;Instructions
ENDM



IRP x, <'a', 'b', 'c'>
db x
ENDM

db 'a'
db 'b'
db 'c'

0001010110010101

1010110110010101

1010011001010011

0010010010010010

1001010010010011

0001010110010101

1010110110010101

0010010010010010

1001010010010010011 101001100101010011

0010010010010010

1001010010010010011

0001010110010101

1010110110010101

0010010010010010

100101001001001011

0001010110010101

1010110110010101

1010011001010011

# I.9 MACRODEFINITIONS

# f) THE DERIVATION of the MACRO-DEFINITIONS

Solutions add04 MACRO a1, a2, a3, a4, s add02 MACRO a1, a2, sum hAX oush AX mov AX, a1 mov AX, a1 add AX, a2 add AX, a2 add AX, a3 add AX, a4 Initial mov s, AX mov sum, AX pop AX pop AX **ENDM ENDM** add04 MACRO a1, a2, a3, a4, s local t1, t2 ISM **DERIVATION** .data t1 dw? t2 dw? add04 MACRO a1, a2, a3, a4, s .code add02 a1, a2, s add02 a1, a2, t1 add02 s, a3, s add02 t1, t2, s add02 s, a4, s **ENDM ENDM** 

1010110110010101 0010010010010010 1001010010010011

000101011001010101

1010110110010101

1010011001010101 0010010010010010

1001010010010011

00010101110010101

1010110110010101

0010010010010010 1001010010010011

1010011001010011

1001010010010011

0001010110010101

1010110110010101

1001010010010011

0001010110010101

1010110110010101 1010011001010011

# **I.10 Software Interrupts – File & Console Operations in DOS**

# a) INTERRUPTS

### Using the software interrupts should be for:

- execution transfer to the another memory segment (interrupts routines)
- accessing the DOS functions and ROM-BIOS in assembling languages

#### **Features:**


- are called using INT instruction followed by a value between 0 and 255;
- the interrupts routines in DOS & BIOS accept the parameter transfer though the microprocessor registers;
- most of the DOS interrupts routines receive the internal function code for execution into AH microprocessor register

```
"Interrupts sample !",'$'
0010010010010010010
        message1
                          DB
        .code
             MOV AX, @data
             MOV DS,AX
             MOV DX, offset message1
0010010010010010
             MOV AH,09h
             INT 21h
```

Display the message to the console - using interrupt 21h with 09 function

ISM

# **I.10 Software Interrupts – File & Console Operations in DOS**



# **I.10 Software Interrupts – File & Console Operations in DOS**

# a) INTERRUPTS

#### For interrupt execution the microprocessor:

- search the interrupts routines in IVT Interrupt Vectors Table; IVT is at the beginning of the RAM memory (segment 0, offset 0) and contains the far pointers (segment:offset) to the interrupt code handler; the position in the IVT defines the interrupt number (INT 21h ⇔ 0000h:(0021\*4)h);
- clears (put them to 0) the flags TF (trap flag) & IF (interrupt enable flag) from the flags register;
- save on the stack segment the flags register (ZF, PF, CF, etc)
- save on the stack segment IP and CS registers for returning to the main program after interrupt execution;

ISM

- JUMP to the interrupt routine;
- executes the interrupt routine until it reach IRET;
- restore IP and CS
- restore the flags register (flag ZF, PF, CF, etc)
- sets (put them to 1) the flags TF (trap flag) & IF (interrupt enable flag)

# **I.10 Software Interrupts – File & Console Operations in DOS**

## 

0001010110010101

1010110110010101

1010011001010011

0010010010010010010

# b) FILES in DOS

## A file is identified through:

- name (char string), for opening and creation the file; OR
- handler (unsigned value on 16 bits which identifies in unique mode the file on disk and another resources), for closing, reading, writing, seeking

## DEFAULT ASSIGNED HANDLERS FOR STANDARD DEVICES:

Value	Name	Description
0	stdin	Standard Input
1	stdout	Standard Output
2	stderr	Standard Output for Errors Messages
3	stdaux	Auxiliary Device
4	stdprn	Standard Printer

0010010010010010

1001010010010011

0001010110010101

1010110110010101

1010011001010011

# **I.10 Software Interrupts – File & Console Operations in DOS**

# b) FILES in DOS

MAIN DOS O.S. FUNCTIONS – of INT 21h – FOR FILES OPERATIONS:

Function (AH)	Operation
3Ch	Create File
3Dh	Open File
3Eh	Close File
3Fh	Read File
40h	Write File
41h	Delete File
42h	Seek into the File
56h	Rename File

Input Parameters:	Registers		
- Function Code	3Ch → AH		
- File Name	SECURE DX M		
- File Attribute	CX		
Output Parameters:	2 Jan 12		
handler	AX		
- operation result	Set/Clear CF - Carry Flag		

At the creation time, the file type may be:

- •read-only (1)
- •hidden (2)
- •system (4)
- normal (0)

1001010010010010011 00010101110010101

10101101100101010 0010010010010010010

1001010010010010011

00010101100101010 10101101100101010

1010011001010011 0010010010010010010

100101001001001011

000101011001010101

1010110110010101

0010010010010010010

100101001001001011

1010011001010011

0010010010010010010

1001010010010010011

0001010110010101

1010110110010101

0010010010010010010

100101001001001011

0001010110010101

1010110110010101

10100110010101001

# **I.10 Software Interrupts – File & Console Operations in DOS**

# b) FILES in DOS

```
handler
                          dw
                                                      :file handler
                                                      ;attribute for file creation
fAttribute
                          dw
                          db
                                                      ; validation variable for the file operations
res
                           db
                                        'fisier.dat',0
                                                      ;file name
fileName
.code
CrearteFile MACRO fileName, fAttribute, handler, res
local error1, final
             push AX
             push CX
             push DX
             mov AH,3Ch
                                        ;function code for file creation
             mov CX,fAttribute
                                        ;set file attribute
             lea DX, fileName
                                        ;load in DX the offset of the assigned char string file name
             INT 21h
                                        ;call interrupt 21h
                                        ;if the operation fails CF is set - value 1
             jc error1
                                                     ;check out the operation success
             mov handler, AX
                                        ; if the file has been created then init the handler
             mov res,0
                                        ; if everything OK init res with 0
                                        ;JUMP to the end of the macro-definition
             imp final
                                                     ;in case of error
error1:
                                        ;init the handler with negative value 0xFF 0xFF
             mov handler,-1
                                        ;store in res the error code (is different than 0)
             mov res,AX
final:
             pop DX
             pop CX
             pop AX
ENDM
```

1010110110010101 0010010010010010010

# I.10 Software Interrupts – File & Console Operations in DOS

# b) FILES in DOS

#### **OPEN FILE**

Input Parameters:	Registers:		
- Function Code	3Dh → AH		
- File Name	DX		
- Access Type	AL		
Output Parameters:			
- Handler	AX		
- Operation Result	Set/Clear CF – Carry Flag		

## **WRITE into the FILE**

Input Parameters:	Registers:
- Function Code	40h → AH
- File Handler	BX
- Pointer to the buffer that contains the data in RAM for writing into the file	DX
- Bytes number to be written into the file	CX
Output Parameters:	The sent of
- The number of bytes that have been written with success into the file	AX
- Operation Result	Set/Clear CF – Carry Flag

1010110110010101

0010010010010010010

# **I.10 Software Interrupts – File & Console Operations in DOS**

# b) FILES in DOS

#### **READ from the FILE**

Input Parameters:	Registers:
- Function Code	3Fh → AH
- File Handler	вх
- pointer to the memory segment buffer which will contain the data from file	DX
- Bytes number to be read from the file	сх
Output Parameters:	
- The number of bytes that have been read with success from the file	AX
- Operation Result	Set/Clear CF - Carry Flag

SEEK/Positioning in the FILE

Input Parameters:	Registers:
- Function Code	42h → AH
- File Handler	ISM BX
- Inside file reference (0-SEEK_SET; 1-SEEK_CURR; 2-SEEK_END)	AL AL
- The bytes number as offset related to the inside file reference (DWORD)	inferior word → DX superior word → CX
Output Parameters:	Cal 2000
- the new position in file (DWORD)	inferior word → AX superior word → DX
- Operation Result	Set/Clear CF - Carry Flag

0001010110010101 1010110110010101

1010011001010011

0010010010010010

1001010010010010011 00010101110010101

1010110110010101

0010010010010010010 1001010010010010011

1010011001010011

0010010010010010010

1001010010010010011 000101011001010101

#### **I.11 Char Strings Operations**

#### **I.11.1 Char Strings Processing Steps**

- 1. Init DS:SI with SRC Source String offset
- 2. Init ES:DI with DST Destination String offset
- 3. Init CX with the length of the processed strings. Should be the minim length between the source string SRC and destination string DST.
- 4. DF Direction flag
  - 0 (CLD) the strings are processed from the left to the right
  - 1 (STD) the strings are processed from the right to the left

mw.ism.ase.

#### **I.11.2 Char Strings Mnemonics**

- 1. movsb & movsw
- 2. cmpsb & cmpsw
- 3. lodsb & lodsw
- 4. stosb & stosw
- 5. scasb & scasw



### 1001010010010010011 0001010110010101 1010110110010101

#### 0010010010010010010 1001010010010010011 0001010110010101 1010110110010101

#### 1010011001010011 0010010010010010



0010010010010010010 100101001001001011

1010011001010011

0010010010010010010 1001010010010010011 0001010110010101

1010110110010101 0010010010010010010 100101001001001011

0001010110010101 1010110110010101

101001100101010011

I.11.2 Char Strings Mnemonics

1. Move the source string to the destination string

movsb

movsw

DF=0 (CLD)

((DI))=((SI))

(SI)=(SI)+1

(DI)=(DI)+1

DF=0 (CLD)

((DI))=((SI))

(SI)=(SI)+2

(DI)=(DI)+2

DF=1 (STD)

• ((DI))=((SI))

• (SI)=(SI)-1

(DI)=(DI)-1

DF=1 (STD)

((DI))=((SI))

(SI)=(SI)-2

(DI)=(DI)-2

1001010010010010011 0001010110010101 1010110110010101

0010010010010010010 100101001001001

000101011001010101 1010110110010101 1010011001010011

0010010010010010 1001010010010010011 00010101110010101

1010110110010101 0010010010010010010

100101001001001011 1010011001010011

0010010010010010010 100101001001001011

0001010110010101 1010110110010101

101001100101010011

#### I.11.2 Char Strings Mnemonics

2. Compares through temporary subtracting dst vs. src

cmpsb

**cmpsw** 

DF=0 (CLD)

((DI))-((SI))

(SI)=(SI)+1

(DI)=(DI)+1

DF=0 (CLD)

((DI))-((SI))

(SI)=(SI)+2

(DI)=(DI)+2

DF=1 (STD)

((DI))-((SI))

(SI)=(SI)-1

(DI)=(DI)-1

DF=1 (STD)

((DI))-((SI))

(SI)=(SI)-2

(DI)=(DI)-2

#### 

#### 

101001100101010011 0010010010010010010

1010011001010011

0010010010010010010 1001010010010010011

000101011001010101 1010110110010101

101001100101010011

## **I.11.2 Char Strings Mnemonics**

#### 3. Loading src in accumulator register

lodsb

lodsw

• 
$$(SI)=(SI)-2$$

huw.ism.ase.10

#### 

#### 0010010010010010 1001010010010011 000101011001010101

0010010010010010010 1001010010010010011

1001010010010010010

1010011001010011 0010010010010010010

1001010010010010

1010110110010101

101001100101010011

I.11.2 Char Strings Mnemonics

4. Storing the accumulator register in dst

stosb

stosw

• DF=0 (CLD)

• ((DI))=(AL)

• (DI)=(DI)+1

DF=0 (CLD)

• ((DI))=(AX)

• (DI)=(DI)+2

• DF=1 (STD)

• ((DI))=(AL)

• (DI)=(DI)-1

DF=1 (STD)

• ((DI))=(AX)

• (DI)=(DI)-2

huw.ism.ase.10

#### 

## 













## 

#### 

### I.11.2 Char Strings Mnemonics

5. Scanning string area through temporary subtracting of src from the accumulator register

• 
$$(SI)=(SI)-2$$

huw.ism.ase.ro

#### I.11 Char Strings Operations

- I.11.3 Samples
- 1. Copy a source char string into a destination char string
- 2. Compare if 2 char strings are the same procedure





#### 

#### I.11.3 Char Strings Samples

- 1. Copy a source char string into a destination char string
- 2. Compare if 2 char strings are the same procedure

```
rep_label:

mov AL, [SI]

mov [DI], AL

INC SI

INC DI

loop rep_label
```

rep movsb csecurity Masser is mw.ism.ase.io

1001010010010010011 000101011001010101


0001010110010101


101001100101010011

#### **I.11 Char Strings Operations**

#### I.11.3 Char Strings Samples

- 1. Copy a source char string into a destination char string
- 2. Compare if 2 char strings are the same procedure





1010110110010101

1010011001010011

#### 100100100101 I.11.3 Char Strings Sample Copy a source char string into a destination char string 1010110110010101 :no stack 0010010010010010010 SEGProg SEGMENT model large ASSUME DS:DATEProg,ES:DATEProg,CS:SEGProg 0001010110010101 start: 1010110110010101 exit\_dos MACRO mov AX, SEG src mov ax,4c00h 101001100101001 0010010010010010010 int 21h mov DS,AX mov ES,AX **ENDM** 100101001001001 cld 000101011001010101 mov SI, offset src **DATEprog SEGMENT** 101011011001010 mov DI, offset dst src db 'Sirul meu sursa\$' 0010010010010010 mov cx, dimsrc dimsrc dw \$-src 100101001001001 dst db '1111111111111111111 rep movsb : ciclu: dimdst dw \$-dst 0010010010010010010 ;;movsb **DATEprog ENDS** ISM 100101001001001 ;lodsb 000101011001010101 ;stosb 1010110110010101 ; loop ciclu 0010010010010010010 exit dos 100101001001001011 0001010110010101 **SEGProg ENDS**

end start

1010011001010011

```
Internation I.11.3 Char Strings Sample
010010010010010 2. Compare if 2 char strings are the same - procedure
100101001001001011
                                 SEGProg SEGMENT
0001010110010101
                                  ASSUME DS:DATEProg,ES:DATEProg,SS:Stiva,CS:SEGProg
1010110110010101
                                 start:
0010010010010010010
model large
                                   mov AX, SEG src
                                   mov DS,AX
exit_dos MACRO
                                   mov ES,AX
    mov ax,4c00h
                                   mov ax, Stiva
1010010010 int 21h
                                   mov ss,ax
                                   mov sp,varf
                                 ;FAR procedure with the result in DX=position of the first difference
                                 ;int compare1(char* s, char* d, short int length);
    DATE PROPRIES
src db 'Sirul meu sursa$',0
                                  mov ax, dimsrc
dimsrc dw $-src
                                  push ax
dst db 'Sirul111111111111$',0
                                  mov ax, offset dst
dimdst dw $-dst
                                  push ax
    DATEprog ENDS
                                  mov ax, offset src
                                                                           ISM
                                  push ax
                                  ;PROCEDURE CALL
    Stiva SEGMENT
                                  CALL FAR PTR compare1
    dw 10 dup(?)
 varf label word
                                  exit dos
                                 SEGProg ENDS
Stiva ENDS
                                 **HERE is the procedures segment
1010110110010101
```

end start

1010011001010011

```
Internation I.11.3 Char Strings Sample
010010010010010 2. Compare if 2 char strings are the same - procedure
1001010010010011
0001010110010101
1010110110010101
0010010010010010
1001010010010010011
***continue from the previous slide
                                                                            i index:
101011011011011 Procedures SEGMENT
                                                                                cmpsb
           ASSUME CS:Procedures
1010011001010011
                                                                                jnz not_eq
0010010010010010
                                                                            loop i index
1001010010010011
           compare1 PROC FAR
                                                                              eqq:
             push bp
00010101110010101
                                                                              mov DX,0
             mov bp, sp
1010110110010101
                                                                              jmp sfarsitproc
             ;draw the stack segment
0010010010010010
                                                                              not eq:
             ;BP;IP;CS;adr-offset src;adr-offset dst;dimsrc
1001010010010011
                                                                              mov DX,CX
                 ;[bp+4]
                                  ;[bp+8]
                                                ;[bp+10]
1010011001010011
                                                                              sfarsitproc:
0010010010010010010
                                                                                            ISM
                                                                              pop bp
             cld
1001010010010011
                                                                              ret 6h
             mov SI, [bp+6]
0001010110010101
                                                                             compare1 ENDP
             mov DI, [bp+8]
1010110110010101
                                                                            Procedures ENDS
             mov cx, [bp+10]
0010010010010010
1001010010010011
                                                                                      huw.ism.ase.10
0001010110010101
1010110110010101
```

# DAY 3

