## **Anti-virus & Virus Technologies**



YEAR 1 - SEMESTER 1

**Bucharest since 2010** 

## **Anti-virus & Virus Technologies**



#### **Cristian Toma**

IT&C Security Master

Dorobantilor Ave., No. 15-17 010572 Bucharest - Romania http://ism.ase.ro cristian.toma@ie.ase.ro T +40 21 319 19 00 - 310 F +40 21 319 19 00





## Catalin Boja

IT&C Security Master

Dorobantilor Ave., No. 15-17 010572 Bucharest - Romania http://ism.ase.ro catalin.boja@ie.ase.ro T +40 21 319 19 00 - 310 F +40 21 319 19 00



#### YEAR 1 - SEMESTER 1

**Bucharest** 

## **Organization Form**

**Didactical Activities:** Course 50% + Seminars 50%

15 hours 15 hours

**Teaching Language:** English

**Evaluations:** 1 Exam on PC with multiple-choice questions

#### **Goals:**

- Achieving theoretical concepts and practical principles for antiviruses and viruses development using ASM x86, C and VBA programming languages
- Understanding the threads in other open systems than PC's operating systems
- Founding the decisions of choosing the antivirus software

100101001001001011

0001010110010101

1010110110010101

0010010010010010

100101001001001011

0001010110010101

1010110110010101

1010011001010011

0010010010010010

100101001001001011

0001010110010101

1010110110010101

0010010010010010

100101001001001011

1010011001010011

0010010010010010

1001010010010010011

0001010110010101

1010110110010101

0010010010010010

1001010010010011

0001010110010101

1010110110010101

1010011001010011

## **AGENDA**

ISM

#### Section I – ASM x86

- Intro in ASM x86 program structure
- Internal Representation & Data Types
- Microprocessor 8086 Registers & Real Mode Addressing
- Instructions categories & Addressing Types
- x86 Instructions Encoding
- ASM 8086 Instructions
- Fundamental Programming Control Structures
- Procedures
- Macro-definitions
- Software Interrupts File & Console Operations in DOS
- String Operations

#### **Section II - Viruses**

- Creating COM viruses overwriting, companion & parasitic in ASM x86
- Creating EXE viruses in ASM x86
- Creating memory resident viruses in ASM x86
- Creating boot viruses in ASM x86
- Creating source code viruses in C/C++
- Macro-viruses: Office Word, Excel, E-mail
- Principles for building advanced and polymorphic viruses

#### **Section III – Anti-Viruses**

- Development Model & Design Principles
- Boot viruses detection and boot antivirus creation in ASM x86.
- File system viruses detection and antivirus creation in ASM x86 and C/C++.
- Memory resident viruses detection and antivirus creation for memory resident viruses
- Anti-hacker methods and techniques; Thinking the architecture of a secure system for
- prevention against virus, logical bombs and Trojan horses attacks.
- Anti-virus development sample

100101001001001001

0001010110010101

1010110110010101

1010011001010011

0010010010010010

0010010010010010

1001010010010011

1010011001010011

0010010010010010

100101001001001011

0001010110010101 1010110110010101

#### References

#### Section I - ASM x86

- Microsoft MASM Programmer's Guide, Microsoft Corporation, 1992 – English
- Vasile LUNGU "Assembly Language Programming for Intel Processors Family", Teora Publishing House, 2005 – English
- <u>http://www.acs.ase.ro</u> Teaching -> Assembler
- http://ism.ase.ro

#### **Section II – Viruses**

- Mark LUDWIG The Giant Black Book of Computer Viruses, American Eagle Publications, 1995
- Mark LUDWIG The Little Black Book of Computer Viruses, American Eagle Publications, 1994

#### **Section III – Anti-Virus**

 Mark LUDWIG – The Giant Black Book of Computer Viruses, American Eagle Publications, 1995.

mw.ism.ase.ro

ISM

```
1011110110101010
0110101110001011
1010011001010011
0010010010010010
1001010010010011
0001010110010101
1010110110010101
0010010010010010
100101001001001011
0001010110010101
1010110110010101
1010011001010011
1001010010010011
0001010110010101
1010110110010101
0010010010010010
1001010010010011
1010011001010011
0010010010010010
1001010010010011
0001010110010101
1010110110010101
0010010010010010
1001010010010011
0001010110010101
1010110110010101
```

# DAY 1



0001010110010101

1010110110010101

1010011001<del>010011</del>

## I.1 INTRO IN ASM x86 Program Structure - SAMPLE

```
0001010110010101
101011011001010
                                                                                .model small
           #include<stdio.h>
001001001001001
                                                                                .stack 16
1001010010010010
                                                                                 .data
                                               MicroProcessor
                                                                      RAM
           void main()
0001010110010101
                                                                                            a db 7
1010110110010101
                                                            BUS
                                                                                            b db 9
1010011001010011
                       char a = 7, b = 9;
                                                                                            c dw?
0010010010010010
                       short int c:
                                                                                 .code
1001010010010011
                       c = a+b:
                                                                                start:
00010101110010101
101011011001010
0010010010010010
ASM x86 program development steps
10100110010
                                                                                            xor AX, AX
00100100100
      1. Edit
                   type D:\Temp\AVVT\P1ASM\P1.asm
                                                                                            mov AL,a
10010100100
       2. Compile: D:\Temp\AVVT\P1ASM\TASM\TASM.exe P1.asm
                                                                                            add AL,b
00010101100
       SILink-edit:
                                                                                            mov c, AX
1010110110010101
                   D:\Temp\AVVT\ P1ASM\TASM\TLINK.exe Ex1.obj
                   D:\Temp\VAVVT\ P1ASM \TASM\TLINK.exe /Tdc Ex1.obj
0010010010010010010
       4. Debugging:
10010100100
                                                                                            mov AX, 4C00h
                   D:\Temp\VAVVT\ P1ASM \TASM\TD.exe Ex1.exe
```

D:\Temp\VAVVT\ P1ASM \TASM\TD.exe Ex1.com

mint 21he

end start

- a) Integer Values
  - Unsigned
  - Signed
  - BCD Binary Code Decimal
    - Packed
    - Unpacked
- b) Real Values
  - Fixed Point Real
  - Floating Point Real
- c) Alpha-Numeric ASCII/ISO-8859-1



a) INTEGERS

UNSIGNED

SIGNED

DECIMAL	HEX	BINAKY
32	20h	0010 0000
	1	

DECIMAL HEX BINARY
-32 E0h 1110 0000

BCD – Binary Code Decimal

- Packed

 DECIMAL
 HEX
 BINAR


 32
 32h
 0011 0010

- Unpacked

DECIMAL	HEX	BINARY
32	0302h	0000 0011 0000 0010

### b) REAL VALUES

- Binary Form



Mathematical Form

S - Sign Bit - is 0 for positive numbers & 1 for negative;

M - Mantis - is normalized; it has values in range [1.00...0, 1.11...1]; first 2 formats don't represent the first bit with value 1

**E – Exponent** – represents the binary form of the exponent; it is used for obtaining back the decimal form of the number

**Bias** – helps for the negative values representation of the exponent; facilitates the comparison between real value numbers

## b)REAL VALUES - cont.

Floating Point Simple Precision - float

Bias = 127

31	30 23	22 0
Sign	Exponent	<b>Decimal Part</b>

Floating Point Double Precision - double

Bias = 1023

63	62 52	51 32	31 CURITY 0
Sign	Exponent	Decimal Part	Decimal Part

Floating Point Extended Precision - long double

79	78 64	63	62 32	31 0
Sign	Exponent	Int	Decimal Part	<b>Decimal Part</b>


Bias = 16383



## 1.2 Internal Representation & Data Types

#### b) REAL VALUES - SAMPLE

0 0



0 0

S

mw.ism.

c)Alpha-Numeric - ASCII / ISO-8859-1 **ASCII ASCII Code** 6 + 30h = 36h**Digit** ASCII Code for char '0' **Binary Form** 

hnw.ism.ase.ro

## 1.2 Internal Representation & Data Types

a) Byte (1 octet - 8 bits) - DB b) Word (2 bytes) - DW c) Double-Word (4 bytes) - DD d) Quad-Word (8 bytes) - DQ **ISM** e) Ten-Bytes (10 bytes) - DT hww.ism.ase.ro 

## 1.2 Internal Representation & Data Types

### **BYTE**

Memory: 1 octet – 8 bits

**Define:** a DB 10

**Interpretation:** 

8 bits Signed or Unsigned Integer

**ASCII Char** 


## WORD


**Memory:** 2 bytes – 16 bits

Define: a DW 1234h

**Interpretation:** 

- 16 bits Signed or Unsigned Integer
- Sequence of 2 ASCII chars
- Near Pointer Memory Address stored in 16 bits ONLY Offset







0010010010010010 100101001001001011

100101001001001011

0001010110010101

1010110110010101

1001010010010011

0001010110010101

100101001001001011

1010110110010101

1010011001010011

## 1.2 Internal Representation & Data Types


## c)DOUBLE WORD

Memory: 4 bytes

**Define:** a DD 12345678h

#### 

- 32 bits Signed or Unsigned Integer
- Real Number Floating Point Simple Precision
- Far Pointer Memory Address stored in 32 bits Segment : Offset



\* Less significant bytes are stored at bigger addresses

## 1.2 Internal Representation & Data Types

## d)QUAD-WORD


- **Memory:** 8 bytes

- **Define:** a DQ 123456789123

Interpretation:

64 bits Signed or Unsigned Integer

Real Number Floating Point Double Precision



### e)TEN-BYTES

Memory: 10 bytes

- **Define:** a DT 1547.213

Interpretation:

- 80 bits Signed or Unsigned Integer

- Real Number Floating Point Extended Precision

Mathematical Coprocessor register value (ST)



## 1.2 Internal Representation & Data Types

7	6	5	4	3	2	1	0
1	0	0	1	0	1	0	0
<b>2</b> <sup>7</sup>	<b>2</b> <sup>6</sup>	<b>2</b> <sup>5</sup>	<b>2</b> <sup>4</sup>	<b>2</b> <sup>3</sup>	<b>2</b> <sup>2</sup>	2 <sup>1</sup>	<b>2</b> º
	9	h			4	h	

**ISM** 

hww.ism.ase.ro



- Positive decimal number: 148

- Negative decimal number: -108

Packed BCD: 94 decimal value

- Char code: 94h - in ISO 8859-1, or ISO 8859-2?







0010010010010010 1001010010010010011 00010101110010101

1010110110010101

#### 1.3 8086 Microprocessor Registers & Real Mode Addressing



#### 1.3 8086 Microprocessor Registers & Real Mode Addressing




#### 1.3 8086 Microprocessor Registers & Real Mode Addressing




For addressing one byte in memory there is necessary 2 items on 16 bits each:

- Segment Address, stored in a segment register from microprocessor
- Offset inside the segment.



#### 1.3 8086 Microprocessor Registers & Real Mode Addressing



### 1.3 8086 Microprocessor Registers & Real Mode Addressing

1001010010010011			
0001010110010101 1010110110010101			
0010010010010010 1001010010010010			BASE REGISTRERS
0001010110010101	AX	Accumulator Register	Calculus & Input/Output Operations
1010110110010101 10100110010101011	ВХ	Base Register	Mostly used as index in various addressing types
001001001001010011	СХ	Count Register	Used in loop instructions
1001010010010011	DX	Data Register	I/O Operations, Multiply/Divide Operations
0001010110010101 1010110110010101		IN	DEXING REGISTERS
0010010010010010	SI	Source Index	Mainly used in string operations for the source
1001010010010011	DI	<b>Destination Index</b>	Mainly used in string operations for the destination
1010011001010011 0010010010010010010 1001010010			ISM



1010011001010011

## 1.3 8086 Microprocessor Registers & Real Mode Addressing

100101001001001011			
1010110110010101			SEGMENT REGISTERS
0010010010010010 1001010010010010011	CS	Code Segment	16 bits value for the segment address that has the active machine binary code of the program
0001010110010101 1010110110010101 10100110010101011	DS	Data Segment	16 bits value for the segment address that has active data area for the program
0010010010010010 1001010010010010011	SS	Stack Segment	16 bits value for the segment address that has active stack area for the program
0001010110010101 1010110110010101	ES	Extra Segment	16 bits value for the segment address that has active supplementary memory area for the program
0010010010010010		I	INDEX REGISTRERS
100101001001001011 101001100101010011 001001	IP	Instruction Pointer	16 bits value for the offset within code segment – CS of the next binary code processor instruction
1001010010010010 000101011001010101	SP	Stack Pointer	16 bits value for the offset within stack segment – SS
1010110110010101 0010010010010010010 1001010010	ВР	Base Pointer	16 bits value used as offset within the stack segment – SS for the data transfer inside/outside of the program stack

huw.ism.ase.ro

#### 1.3 8086 Microprocessor Registers & Real Mode Addressing

16 bits FLAGS register is used for the control of the instructions execution. The Flags are bits in this register that may have the value 1 (**SET**) or 0 (**NOT SET**).

FLAGS REGISTER		
	Name	Bit No.
OF	Overflow Flag	11
DF	Direction Flag	10
IF	Interrupt Flag	9 00 550
TF	Trap Flag	8 4
SF	Sign Flag	7
ZF	Zero Flag	6
AF	Auxiliary Carry	4
PF	Parity Flag	2
CF	Carry Flag	0 40

#### **I.4 Instructions Categories & Addressing Types**

#### 

#### Instructions Categories:

- a) Data Transfer
- b) Arithmetic & Logic
- c) Shift & Rotating
- d) Unconditional & Conditional Jump
- e) String Manipulation

#### Addressing Types:

- a) Immediate
- b) Direct
- c) Indirect
- d) Based or Indexed
- e) Based and Indexed



#### I.4 Instructions Categories & Addressing Types

#### 1001010010010011 0001010110010101 1010110110010101 0010010010010010 100101001001001011 0001010110010101 1010110110010101 1010011001010011 0010010010010010 100101001001001011 0001010110010101 1010110110010101 0010010010010010 100101001001001011 1010011001010011 0010010010010010 100101001001001011 0001010110010101 1010110110010101 0010010010010010

1001010010010011

0001010110010101

1010110110010101

1010011001010011

### a) DATA TRANSFER INSTRUCTIONS

#### MOV destination, source

- copy the value from the source to the destination
- the source and the destination aren't:
  - both memory operands
  - FLAGS or IP register
  - different dimensions in terms of bytes
- the CS register can not be as destination


#### **PUSH** source


- copy the value to the stack area
- the source has the value on 16 bits
- first the value of 2 is subtracted from the value of the SP register and second the source is copied in memory addressed as SEGMENT:OFFSET - SS:SP

#### POP destination

- extract the value from the stack into the destination
- the destination has 16 bits
- first the value from the memory area pointed as
   SEGMENT:OFFSET SS:SP is stored in the destination, and second,
   the value of 2 is added to the value of the SP register

ISM





#### **I.4 Instructions Categories & Addressing Types**




1010011001010011


MOV BX, 5678h **MOV CX, 9ABCh PUSH AX (I) PUSH BX** (II) **PUSH CX** (III) **POP CX** (IV) **(V) POP AX POP BX** 


(VI)


**SAMPLE:** 


MOV AX, 1234h











#### **I.4 Instructions Categories & Addressing Types**

#### 

#### a) DATA TRANSFER INSTRUCTIONS

#### XCHG destination, source

- exchange the values between the source & destination;
- the source & destination MUST not be segment registers;
- at least one of the operands MUST be microprocessor register;

#### IN accumulator\_register, source

 transfer 1 byte or word value from a port to the AX/AL or AH register;

ISM

• the source is DX register or 8 bits constant (for the ports less than 256);

#### OUT destination, accumulator\_register

- transfer 1 byte or word value from the AX/AL or AH register to the destination-port;
- the destination port is indicated by DX value or a 8 bits constant (for the ports less than 256);

#### I.4 Instructions Categories & Addressing Types

0010010010010010

1001010010010010011 00010101110010101

1010110110010101

0010010010010010

100101001001001011

1010011001010011

0010010010010010

0001010110010101 101011011001010101 1010011001010011

## a) DATA TRANSFER INSTRUCTIONS

#### LEA destination, source

- transfer the offset of the source in the destination;
- the destination MUST be microprocessor register;
- is equivalent to: MOV destination, offset source;

#### LDS/LES destination, source

 transfer the offset of the source in the destination; the segment address is stored in the assigned segment register from the microprocessor (DS for LDS, ES for LES)

the destination MUST be microprocessor register;



mmw.ism.ase.ro

ISM

### **I.4 Instructions Categories & Addressing Types**

### a) DATA TRANSFER INSTRUCTIONS

#### **LAHF**

• transfers the flags value corresponding to the bits from 0 to 7 into AH register from the microprocessor;

#### **SAHF**

 transfers the value of AH register into the flags register corresponding to the bits from 0 to 7;

#### **PUSHF**

 puts the entire 16 bits from the flags register to the program stack;

#### **POPF**

• gets the 16 bits value from the stack – pointed by SS:SP into the flags register;

0010010010010010 1001010010010010011 000101011001010101

1010110110010101

0001010110010101 1010110110010101

0010010010010010

1001010010010011

1010011001010011

0010010010010010010 1001010010010010011

0001010110010101

1010110110010101

0010010010010010

1001010010010011

0001010110010101

1010110110010101

1010011001010011

### **I.4 Instructions Categories & Addressing Types**

# a) IMMEDIATE ADDRESSING

The registers are initialized with constant values

MOV AX,1

;store in AX value 1

### b) DIRECT ADDRESSING

The name of the variable is used as operand into the instruction

**vb dw 10** 

...

**MOV AX,vb** 

;store in AX the value of the variable vb

;in machine code the *vb* is replaced with the real offset

;from the memory

The offset value is used for getting data direct from the data segment.

.data

**VB dw 10** 

.code

•••

MOV AX,DS:[0000]

;store in AX the value 10 m. ase. 10

#### 

### c) INDIRECT ADDRESSING

Use a base or index register for storing the address from the data segment

```
.data
VB dw 10
.code
...
MOV SI, offset VB; init SI with vb address
MOV AX,[SI]; store in AX the value of the variable vb
OR
...
```

MOV BX, offset VB; init BX with vb address
MOV AX,[BX] ; store in AX the value of the variable vb

#### 

### d) BASED OR INDEXED ADDRESSING

Use a base OR index register plus an offset for accessing memory areas from the data segment taking into account a certain offset regarding a fixed item/landmark

.data

vector dw 10,11,12

.code

•••

MOV SI, offset vector MOV AX, [SI+2]

OR

\_\_\_

MOV BX,4
MOV AX,vector[BX]

;init SI with the array address ;store in AX the value 11

;init BX with the value 4 ;store in AX the value 12

#### 1001010010010011 0001010110010101 1010110110010101 0010010010010010 1001010010010011 0001010110010101 1010110110010101 1010011001010011 0010010010010010 1001010010010011 0001010110010101 1010110110010101 0010010010010010 1001010010010011 1010011001010011 0010010010010010 1001010010010011 0001010110010101 1010110110010101 0010010010010010 1001010010010011 0001010110010101 1010110110010101

1010011001010011

### e) BASED AND INDEXED ADDRESSING

Use a base AND index register plus an offset for accessing memory areas from the data segment taking into account a certain offset regarding a fixed item/landmark

```
.data vector dw 10,11,12,13,14
```

.code

MOV BX,offset vector

MOV SI, 2

MOV AX,[BX][SI]

OR

\_\_\_

MOV SI,4
MOV BX,offset vector
MOV AX,[BX][SI][2]

;init BX with the array address ;init SI with 2 ;store in AX the value 11

;init SI with 4 ;init BX with the array address ;store in AX the value 13

mmw.ism.ase.ro

ISM



1010011001010011



As best practice in ASM 8086 please take into account that:

- Use only BX, SI, DI, BP between "[]" for addressing memory
- By default:
  - BX is related with Data Segment DS:[BX],
  - SI is related with Data Segment DS:[SI],
  - DI is related with Extra Segment ES:[DI],
  - BP is related with Stack Segment SS:[BP]
  - SP is related with Stack Segment SS:[SP]



#### 

### b) ARITHMETIC & LOGIC INSTRUCTIONS

#### The arithmetic instructions modifies the flags register

- CF = 1 if there is transport/borrow from/into the most significant bit of the result (bit 7 for BYTE OR 15 for WORD – starting with numbering from right to left with 0);
- AF =1 if there is transport/borrow from/into bit 4 of the result (valid for BCD);
- ZF = 1 if the result of the operation is 0;
- SF = 1 if the sign bit of the result is 1 (bit 7 for BYTE OR 15 for WORD starting with numbering from right to left with 0);
- PF = 1 if the sum modulo 2 of the least significant 8 bits from the result is 0;
- OF = 1 if the result of the operation is too small or too big to be stored in the destination;



If the sum (ADD vs. ADC) between 2 signed BYTE operands/variables is greater than 127 or is less than -127 the microprocessor sets OF – is going to be 1. If the sum is greater than 255 the microprocessor sets CF – is going to be 1.

#### 

### b) ARITHMETIC & LOGIC INSTRUCTIONS

.data vb DB 39

.code

\_\_\_\_

**MOV AL,26** 

**INC AL** 

**ADD AL,76** 

ADD AL, vb

**MOV AH,AL** 

**ADD AL,AH** 

RE	RESULT						
Signed Interpretation	Unsigned Interpretation						
AL = 26	AL = 26 ECURITY MA						
AL = 27	AL = 27						
AL = 103	AL = 103						
AL = -114 and OF=1	AL = 142 ISM						
	AH = 142						
	AL = 28 and CF=1						



#### 

1010110110010101

1010011001010011

1001010010010011

0001010110010101

1010110110010101 0010010010010010010

1001010010010011

1010011001010011

0010010010010010010 1001010010010010011

# b) ARITHMETIC & LOGIC INSTRUCTIONS

.data vb DB 122

.code

...

**MOV AL,95** 

**DEC AL** 

**SUB AL,23** 

SUB AL, vb

**MOV AH,119** 

**SUB AL,AH** 

RI	RESULT						
Signed Interpretation	Unsigned Interpretation						
AL = 95	AL = 95						
AL = 94	AL = 94 ECURITY						
AL = 71	AL = 71						
AL = -51	AL = 205 and SF=1						
AH = 119	ISM ISM						
AL = 86 and OF = 1	William Callist						

hww.ism.ase.ro

#### 

### b) ARITHMETIC & LOGIC INSTRUCTIONS

#### ADD destination, source

- adds to the destination operand the value of the source operand;
- the addition is with operands on 8 or 16 bits;
- the operands are considered unsigned;
- allows multiple combinations for various types of the source and destination operand (register, immediate value, memory area) BUT excludes the following:
  - the destination operand MUST NOT be CS;
  - the destination and source operands MUST NOT be the memory areas in the same time (e.g. data segment variables);
  - if the source operand is an immediate value, the destination MUST NOT be segment register (CS, DS, ES, SS);
  - the destination MUST NOT be immediate value (constant value);
- if the result is greater than the destination operand capacity then the CF is set – value 1; the value from CF could be taken using ADC instruction (Add with Carry).

### I.4 Instructions Categories & Addressing Types

# b) ARITHMETIC & LOGIC INSTRUCTIONS SUB destination, source

- subtracts from the destination operand the value of the source operand;
- the subtraction is with operands on 8 or 16 bits;
- the operands are considered unsigned;
- allows multiple combinations for various types of the source and destination operand (register, immediate value, memory area) BUT excludes the following:
  - the destination operand MUST NOT be CS;
  - the destination and source operands MUST NOT be the memory areas in the same time (e.g. data segment variables);
  - if the source operand is an immediate value, the destination MUST NOT be segment register (CS, DS, ES, SS);
  - the destination MUST NOT be immediate value (constant value);
- if the result is greater than the destination operand capacity then the CF is set – value 1; the value from CF could be taken using SBC instruction (Subtract with Carry).

1001010010010011

0001010110010101

1010110110010101

1010011001010011 0010010010010010010

1001010010010011

0001010110010101

1010011001010011

0010010010010010

100101001001001011

0001010110010101 1010110110010101

0010010010010010010 1001010010010010011

0001010110010101

1010110110010101

1010011001010011

### I.4 Instructions Categories & Addressing Types

# b) ARITHMETIC & LOGIC INSTRUCTIONS

#### **MUL** operand

- multiplies an unsigned value from AL register (if the operand type is byte) OR from AX register (if the operand type is word) with the value of the specified operand;
- the result is returned in AX if the operand type is byte and in DX:AX (the most significant bytes in DX) if the operand type is word;
- the flags register is modified: OF & CF are set (with value 1) if the significant part of the result is different by 0 (DX is significant part if the operand type is word, or AH is significant part if the operand type is byte); other flags SF, ZF, AF, PF;
- the operand may be a register or a memory variable;
- if the operand should be considered signed then IMUL instruction is used;

### 

### b) ARITHMETIC & LOGIC INSTRUCTIONS

#### **DIV** divider

- integer division from the source operand to the divider;
- the source operand (dividend) is AX or DX:AX register, depending by divider bits length;
- the divider may be a register or a memory zone variable from the data segment;
- the operands are considered unsigned
- for signed operands is using IDIV instruction

Operands Type	Dividend	Divider	Quotient	Rest
8 bits	AX	8 bits	AL	AH
16 bits	DX:AX	16 bits	AX	DX



hww.ism.ase.ro



0001010110010101

100101001001001011

0001010110010101 1010110110010101

0010010010010010010

1001010010010010

101001100101010011 0010010010010010010

1001010010010011

0001010110010101

1010110110010101 0010010010010010010

100101001001001

0001010110010101

**101**0011001010011

### **I.4 Instructions Categories & Addressing Types**

# b) ARITHMETIC & LOGIC INSTRUCTIONS

#### **NEG** operand

- used for subtract the operand from the value 0;
- the operand must be register or memory zone data segment variable;

#### **NOT** operand

used for inverting the bit values of the operand from 0 to 1 and vice versa;

#### AND operand1, operand2


used for doing logic bitwise AND between the bits of the operand1 and operand2;

#### OR operand1, operand2

used for doing logic bitwise OR between the bits of the operand1 and operand2;

#### XOR operand1, operand2

used for doing logic bitwise XOR-eXclusively OR between the bits of the operand1 and operand2;



1001010010010011

1010110110010101

1010011001010011

### 1.5 x86 Instructions Encoding

#### The instruction encoding produces at minim 1 byte & at maximum 6 bytes

001	0810010010010									
100	1010010010011	1 0	or 2	bytes	3		0, 1 or	2 bytes	<b>0</b> , 1 or	2 bytes
000							octet inferior	octet superior	octet inferior	octet superior
101	Instruction code	d	w	mod	reg	r/m	Offset or di	rect address	Immed	iate data

cod		are default value
		ECURITY.
d	direction bit	if d = 0 the operation direction is memory → register ( <i>reg</i> ) if d = 1 the operation direction is <i>register</i> → <i>memory</i> OR <i>register</i> → <i>register</i> ( <i>reg is register and r/m is register or memory</i> )
w	word/byte bit	if w = 1 the operands type is word if w = 0 the operands type is byte
mod	mode	encodes the addressing mode
reg	register	identifies the source register used in the instruction
r/m	register/memory	identifies the second operand as being register or memory area

<sup>\*</sup> this is a NOT 100% correct summary of 8086 microprocessor encoding procedure

### I.5 x86 Instructions Encoding

#### The instruction encoding produces at minim 1 byte & at maximum 6 bytes

001	0810010010010										
100	1010010010011		<b>1</b> c	r 2	bytes	5		0, 1 or	2 bytes	0, 1 or	2 bytes
000								octet inferior	octet superior	octet inferior	octet superior
101	Instruction co	de	d	w	mod	reg	r/m	Offset or di	rect address	Immed	iate data

reg	w =1	w = 0
. 09		
000	AX	AL
001	CX	CL
010	DX	DL
011	ВХ	BL
100	SP	АН
101	BP	СН
110	SI	DH
111	DI	ВН

	mod							
	00	01	10	11*				
r/m			CURI	w =1	w = 0			
000	DS:[BX+SI]	DS:[BX+SI+offset <sub>8</sub> ]	DS:[BX+SI+offset <sub>16</sub> ]	AX	AL			
001	DS:[BX+DI]	DS:[BX+DI+offset <sub>8</sub> ]	DS:[BX+DI+offset <sub>16</sub> ]	CX	디			
010	SS:[BP+SI]	SS:[BP+SI+offset <sub>8</sub> ]	SS:[BP+SI+offset <sub>16</sub> ]	DX	DL			
011	SS:[BP+DI]	SS:[BP+DI+offset <sub>8</sub> ]	SS:[BP+DI+offset <sub>16</sub> ]	BX	BL			
100	DS:[SI]	DS:[SI+offset <sub>8</sub> ]	DS:[S <mark>I+offse</mark> t <sub>16</sub> ]	SP	АН			
101	DS:[DI]	DS:[DI+offset <sub>8</sub> ]	DS:[D <mark>I+offs</mark> et <sub>16</sub> ]	BP	СН			
110	SS:[BP] SS:[BP+offset <sub>8</sub> ]		SS:[BP+offset <sub>16</sub> ]	SI	DH			
111	DS:[BX] DS:[BX+offset <sub>8</sub> ]		DS:[BX+offset <sub>16</sub> ]	DI	ВН			

<sup>\*</sup> this is a NOT 100% correct summary of 8086 microprocessor encoding procedure

\* for mod = 11, the instruction has 2 register constant. \* for mod = 11, the instruction has 2 register operands and r/m specifies the source register. 



### I.6 ASM 8086 Instructions & Encoding

Ш	010010010011		
)1(	010110010101		
0	IN = Input from:		
0	Fixed Port	1110010w	port
11	Variable Port	1110110w	
0	OUT = Output to:		
0	Fixed Port	1110011w	port
0	Variable Port	1110111w	
1	XLAT = Translate Byte to AL	11010111	
1	LEA = Load EA to Register	10001101	mod reg r/m
0	LDS = Load Pointer to DS	11000101	mod reg r/m
0	LES = Load Pointer to ES	11000100	mod reg r/m
1	LAHF = Load AH with Flags	10011111	
0	SAHF = Store AH into Flags	10011110	
11	PUSHF = Push Flags	10011100	
11	POPF = Pop Flags	10011101	





















1010011001010011

### I.6 ASM 8086 Instructions & Encoding

```
1001010010010010011
0001010110010101
           SAMPLE:
100101001001001011
0001010110010101
                    8B
                                                               mov BX, AX;
                                            D8
1010110110010101
1010011001010011
            1000 1011
                                 11 011 000
100101001001001
                                   mod reg r/m
                           dw
0001010110010101
                                      11 000 011
           1000 1011
0010010010010010
1001010010010011
1010011001010011
                                                              mov AX, BX;
                    8B
                                            C3
0010010010010010
                                                                                                       ISM
100101001001001011
0001010110010101
1010110110010101
0010010010010010
100101001001001011
0001010110010101
1010110110010101
```

### I.7 The Fundamental Programming Control Structures

#### 

0001010110010101 1010110110010101

1010011001010011

100101001001001011

1010011001010011

0010010010010010

1001010010010010011 00010101110010101

1010110110010101

0010010010010010

1010011001010011

### a) CMP Instruction

- Compares 2 values using a virtual subtract operation;
- The operands are not modifying their values;
- The flags from the flags register are set in order to reflect the result of the imaginary subtraction operation.

#### Flags Bits Affected:

- OF (overflow)
- SF (sign)
- ZF (zero)
- PF (parity)
- CF (carry)

### **Operands types**

- register / register
- register / memory
- register / immediate
- memory / register

huw.ism.as

1010110110010101

1010011001010011

0010010010010010010 1001010010010010011

1010011001010011

0010010010010010010 1001010010010010011

0001010110010101 10101101100101010 1010011001010011

### I.7 The Fundamental Programming Control Structures

### **Sample for CMP instruction**

$$AX = 10, BX = -12$$

- CMP AX, BX
  - AX BX = +22

- CMP BX, AX
  - BX AX = -22

- CMP AX, AX
  - $\bullet$  AX AX = 0

#### Flags Status:

• SF=0, CF=1, OF=0, ZF=0

• SF=1, CF=0, OF=0, ZF=0

• SF=0, CF=0, OF=0, ZF=1

### I.7 The Fundamental Programming Control Structures

 b) Conditional Jumps

Operation	When both operands are unsigned	When at least one operand is signed
<> or !=	JNE or JNZ	JNE or JNZ
= or ==	JE or JZ	JE or JZ
>=	JNB	C STNL MAS
>	JNBE or JA	JNLE or JG
<=	JNA	JNG™
<	JNAE	JNGE or JL

hww.ism.ase.10

### I.7 The Fundamental Programming Control Structures

### c) Control Structures in Programming

- IF-THEN
- IF-THEN-ELSE
- REPEAT
- DO-WHILE
- WHILE-DO









### I.7 The Fundamental Programming Control Structures

#### The Programming Control Structure IF-THEN

```
C/C++/Java
```

# if (op1 == op2)

- < expression 1 >
- < expression 2 >

### **ASSEMBLER**

```
cmp op1, op2
```

jne false

<expression 1>

<expression 2>

false:

code>

huw.ism.ase.ro

ISM

### **I.7** The Fundamental Programming Control Structures

# The Programming Control Structure IF-THEN-ELSE

```
0001010110010101
                             C/C++/Java
1010110110010101
1010011001010011
0010010010010010
                   if (op1 > op2)
100101001001001011
0001010110010101
1010110110010101
                        < expression 1 >
0010010010010010
                        < expression 2 >
1001010010010011
1010011001010011
0010010010010010
                   else
100101001001001011
0001010110010101
                        < expression 3 >
1010110110010101
0010010010010010
                        < expression 4 >
1001010010010010011
0001010110010101
1010110110010101
```

### <u>ASSEMBLER</u>

```
cmp op1, op2
  jle else
  < expression 1 >
        < expression 2 >
        jmp done
else:
        < expression 3 >
        < expression 4 >
done:
```

### **I.7** The Fundamental Programming Control Structures

#### 

```
<u>C/C++/Java</u>
```

**ASSEMBLER** 

```
for (init; op1<op2; iteration)
{
    <expression 1>
    <expression 2>
}
```

```
<init>
repeat:
    cmp op1,op2
    jae final
    <expression 1>
    <expression 2>
        iteration>
    jmp repeat
final:
```

### **I.7** The Fundamental Programming Control Structures

# The Programming Control Structure *DO-WHILE*

```
C/C++/Java
do
  <expression 1>
  <expression 2>
} while (op1 != op2);
```

<u>ASSEMBLER</u>

```
do:
    <expression 1>
    <expression 2>
    cmp op1,op2
jnz do
```

1001010010010010011 00010101110010101

1010110110010101

100101001001001011

1010011001010011 0010010010010010010

1001010010010010011 00010101110010101

1010110110010101

0010010010010010

100101001001001011

0001010110010101

1010110110010101

1010011001010011

### **I.7 The Fundamental Programming Control Structures**

# The Programming Control Structure *DO-WHILE*1010110110010101 - ASM x86 loop instruction

```
i=n;
do
  <expression 1>
  <expression 2>
  i=i-1;
} while (i>0);
```

C/C++/Java

#### **ASSEMBLER**

```
mov cx,n
repeat:
    <expression 1>
    <expression 2>
loop repeat
```

Loop instruction is a conditional (by CX) jump and it MUST be a short jump to the specified label (between -127 and +127 bytes from the current position)

1001010010010010011 00010101110010101

1010110110010101

1010011001010011

0010010010010010

100101001001001011

0001010110010101

1010110110010101 0010010010010010010

100101001001001011

1010011001010011

0010010010010010

100101001001001011

0001010110010101

1010110110010101

0010010010010010

100101001001001011

0001010110010101

1010110110010101

1010011001010011

#### **I.7 The Fundamental Programming Control Structures**


# The Programming Control Structure CASE (SWITCH)

## C/C++/Java

```
switch (value) {
  case constant_value1:
        <expression 1>
        break;
  case constant_value2:
        <expression 2>
        break;
...
  default:
        <expression>
}
```


#### **ASSEMBLER**


```
cmp value, constant_value1
    je case1
    cmp value, constant value2
    je case2
    jmp default
case1:
    <expression 1>
    jmp final
                         ISM
case2:
    <expression 2>
    imp final
default:
    <expression>
final:
```



1010110110010101 10100110010101011 Stack Area

hww.ism.ase.ro





	0012	03 00	auu AA, [BA][SI
0010010010010010	0014	46	inc SI
1001010010010011	0015	46	inc SI
	0016	E2 FA	loop REPETA
1010011001010011			•
0010010010010010	0018	A3 000Ar	mov suma, AX
	001B	B8 4C00	mov ax, 4C00h
1001010010010011	001E	CD 21	int 21h

1010110110010101 10100110010101011

						-6111	<i>)</i> T
	DS:00	01	02	03	04	05	
	04h	00h	17h	00h	10h	00h	2
	DS:09	0A	ОВ	ОС	0D	Ellis	
	00h	00h	00h	00h	00h	15	SM
•					1)	III)	

Data Area

end S	STAI	RT
-------	------	----

0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	-	-	1	-	-	-

Stack Area

hww.ism.ase.ro

06


23h


07

00h

08

0Ch





1010110110010101	0012	03 00	add AX, [BX][SI]
0010010010010010	0014	46	inc SI
1001010010010011	0015	46	inc SI
	0016	E2 FA	loop REPETA
1010011001010011			•
0010010010010010	0018	A3 000Ar	mov suma, AX

001B B8 4C00

001E CD 21

100101001001001011

0001010110010101 1010110110010101

0010010010010010010 1001010010010010011

0001010110010101 1010110110010101

1010011001010011

mov suma, AX mov ax, 4C00h
int 21h

Data Area


				CHI	DITL		
01	02	03	04	05	06	07	08
00h	17h	00h	10h	00h	23h	00h	0Ch
0A	ОВ	ОС	0D	El la		III	P
00h	00h	00h	00h	15	ям 🔊	MI	
	00h	00h 17h  0A 0B	00h 17h 00h  0A 0B 0C	00h         17h         00h         10h           0A         0B         0C         0D	00h         17h         00h         10h         00h           0A         0B         0C         0D	00h         17h         00h         10h         00h         23h           0A         0B         0C         0D	00h         17h         00h         10h         00h         23h         00h           0A         0B         0C         0D


end START

0000	0002	0004	0006	8000	000A	000C	SS:000E	SS:0010
-	-	-	-	-	1	-	-	-

Stack Area

www.ism.ase.ro





1010110110010101 0010010010010010010 1001010010	0014 0015	_	add AX, [BX][SI] inc SI inc SI loop REPETA
0010010010010010	001B	A3 000Ar	mov suma, AX
1001010010010011		B8 4C00	mov ax, 4C00h
00010101110010101		CD 21	int 21h

					CHI	DITL		
DS:00	01	02	03	04	05	06	07	08
04h	00h	17h	00h	10h	00h	23h	00h	0Ch
DS:09	0A	ОВ	ОС	0D	Ella		III	P
00h	00h	00h	00h	00h	15	ям 🧟	MI	
•					I III).	All		

end START

1010110110010101

0010010010010010010 1001010010010010011

0001010110010101


1010110110010101 10100110010101011


0000	0002	0004	0006	8000	000A	000C	SS:000E	SS:0010
-	-	-	-	-	1	-	-	-

Data Area

Stack Area

hww.ism.ase.ro





1010110110010101	0012 03 00	add AX, [BX][S
0040040040040040	0012 03 00	auu AA, [DA][3.
		• OT

1010011001010011

0010010010010010

1001010010010011

0001010110010101 1010110110010101

0010010010010010 1001010010010011

0001010110010101 1010110110010101 1010011001010011

inc SI **WIWIU** inc SI 0015 46

0016 E2 FA loop REPETA

0018 A3 000Ar mov suma, AX 001B B8 4C00 mov ax, 4C00h 001E CD 21 int 21h

00h 04h 00h 17h

01

DS:00

Data Area

DS:09	0A	ОВ	oc/	0D
00h	00h	00h	00h	00h

02

03

04

10h

05

00h

06

23h

**ISM** 

07

00h

08


0Ch


end START

0000	0002	0004	0006	8000	000A	000C	SS:000E	SS:0010
-	-	ı	1	-	-	-	-	1

Stack Area

mmw.ism.ase.ro





1010110110010101	0012	03 00	add AX, [BX][SI]
0010010010010010	0014	46	inc SI
1001010010010011	0015	46	inc SI
10100110010010011	0016	E2 FA	loop REPETA

mov suma, AX mov ax, 4C00h int 21h

Data Area

					CILI	DITL		
DS:00	01	02	03	04	05	06	07	08
04h	00h	17h	00h	10h	00h	23h	00h	0Ch
DS:09	0A	ОВ	ОС	0D	El Is		M	B
00h	00h	00h	00h	00h	15	ям 🧟	MI	

end	<b>START</b>	•

0018 A3 000Ar

001B B8 4C00

001E CD 21

0010010010010010

1001010010010011

0001010110010101 1010110110010101


0010010010010010010 1001010010010011

0001010110010101 1010110110010101


1010011001010011


0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	1	ı	-	-	-	1	-


Stack Area




Stack Area 4 MW. ism. ase. 10









1010110110010101	0012 03 00	add AX, [BX][SI]
0010010010010010	0014 46	inc SI
1001010010010011	0015 46	inc SI
1001010010010011	0016 E2 FA	loop REPETA

0010010010010010

1001010010010011

0001010110010101 101011011001010101 1010011001010011 

 0018 A3 000Ar
 mov suma, AX

 001B B8 4C00
 mov ax, 4C00h

 001E CD 21
 int 21h


Data Area

					CILI	2TTv		
DS:00	01	02	03	04	05	06	07	08
04h	00h	17h	00h	10h	00h	23h	00h	0Ch
DS:09	0A	ОВ	ОС	0D	EL 15		M	130
00h	00h	00h	00h	00h	15	ям 🔊	MI	
				1111	I Im.	.411		


0000	0002	0004	0006	8000	000A	000C	SS:000E	SS:0010
-	-	-	-	-	1	-	-	-


Stack Area

hnw.ism.ase.ro




Stack Area hww.ism.ase.ro






Stack Area hww.ism.ase.ro



Stack Area

hww.ism.ase.ro







0010010010010010 1001010010010010011 10100110010101011	0014 0015	_	add AX, [BX][SI] inc SI inc SI loop REPETA
0010010010010010 1001010010010010011	001B	A3 000Ar B8 4C00 CD 21	mov suma, AX mov ax, 4C00h int 21h

					CILI	DITL		
DS:00	01	02	03	04	05	06	07	08
04h	00h	17h	00h	10h	00h	23h	00h	0Ch
DS:09	0A	ОВ	ОС	0D	Elis		TIM	P
00h	00h	00h	00h	00h	15	ям 🔊	MI	
					I ITI.	dill		

0000	0002	0004	0006	8000	000A	000C	SS:000E	SS:0010
-	-	-	-	-	1	-	-	-

Stack Area





		1121 21711	
1010110110010101		03 00	add AX, [BX][SI]
0010010010010010010	0014	46	inc SI
1001010010010011	0015	46	inc SI
	0016	E2 FA	loop REPETA
1010011001010011			
0010010010010010	0018	A3 000Ar	mov suma, AX
	001B	B8 4C00	mov ax, 4C00h
1001010010010011	001F	CD 21	int 21h

Data Area

				-		
DS:00	01	02	03	04	05	06
04h	00h	17h	00h	10h	00h	23h
DS:09	0A	0B	oc/	0D	9 .	1
		1	//	7,11//		-
00h	00h	00h	00h	00h	X	SM M

end START

0001010110010101 1010110110010101

0010010010010010010 1001010010010010011

0001010110010101 101011011001010101 1010011001010011

0000	0002	0004	0006	8000	000A	000C	SS:000E	SS:0010
-	-	-	-	-	1	-	-	-

Stack Area


hww.ism.ase.ro

07


00h


08

0Ch



Stack Area www.ism.ase.ro





]		
		(
		A
		;

					CILL	DITL		
DS:00	01	02	03	04	05	06	07	
04h	00h	17h	00h	10h	00h	23h	00h	
DS:09	0A	ОВ	ОС	0D	El la		III	
00h	00h	00h	00h	00h	15	я 🧴		
	04h DS:09	04h 00h  DS:09 0A	04h 00h 17h  DS:09 0A 0B	04h         00h         17h         00h           DS:09         0A         0B         0C	04h         00h         17h         00h         10h           DS:09         0A         0B         0C         0D	04h         00h         17h         00h         10h         00h           DS:09         0A         0B         0C         0D	04h         00h         17h         00h         10h         00h         23h           DS:09         0A         0B         0C         0D	04h         00h         17h         00h         10h         00h         23h         00h           DS:09         0A         0B         0C         0D

end START

inc SI

inc SI

int 21h

loop REPETA

mov suma, AX

mov ax, 4C00h

0010010010010010

1001010010010011

1010011001010011

0010010010010010

1001010010010011

0001010110010101 1010110110010101

0010010010010010010 1001010010010010011

0001010110010101 101011011001010101 1010011001010011 0014 46

0015 46

0016 E2 FA

001E CD 21

0018 A3 000Ar

001B B8 4C00


0000	0002	0004	0006	8000	000A	000C	SS:000E	SS:0010
-	-	-	-	-	1	-	-	-

Stack Area


mmw.ism.ase.ro

08

0Ch



Stack Area hww.ism.ase.ro




Stack Area www.ism.ase.ro

```
1011110110101010
0110101110001011
1010011001010011
0010010010010010
1001010010010011
0001010110010101
1010110110010101
0010010010010010
100101001001001011
0001010110010101
1010110110010101
1010011001010011
0010010010010010
1001010010010011
0001010110010101
1010110110010101
0010010010010010
1001010010010011
1010011001010011
0010010010010010
1001010010010011
0001010110010101
1010110110010101
0010010010010010
1001010010010011
0001010110010101
1010110110010101
```

# DAY 2



#### I.8 PROCEDURES



0010010010010010

1010011001010011

#### I.8 PROCEDURES


General structure of the procedure in assembler:

Procedure_Name PROC [FAR   NEAR]	
Registers Saving	/ 8
Processing code using the formal parameters	15
Saving the results	
Register restoring	
RET [bytes_no]	
[Procedure_Name] ENDP	0

#### I.8 PROCEDURES




1010011001010011



0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	-	-	-	-	-	-	-
$\overline{}$								

#### **STACK SEGMENT 10 BYTES**






STACK SEGMENT 10 BYTES

huw.ism.ase.10

#### I.8 PROCEDURES

**End PROC** 



### I.8 PROCEDURES

1001010010010011 0001010110010101	OPERAND TYPE	DESCRIPTION
1010110110010101 0010010010010010	CALL procedure_name	Procedure name is called as beig a label.
100101001001001011 000101011001010101 10101101	CALL label	The microprocessor considers in these situations that the label is local and the jump is NEAR => the jump must be in terms of bytes related to encoded instructions in range [-32768,32676] bytes.
0010010010010010 1001010010010011	CALL FAR PTR label	The label is in another segment. The instruction replaces CS and IP register values with the value of the label's segment & offset.
0001010110010101 1010110110010101 001001	CALL register or variable	The value from the register or the variable is copied in IP register after the old IP value has been pushed on the stack segment. Therefore, the register or the variable represents a NEAR pointer (contains only the procedure offset)
1010011001010011 0010010010010010010 1001010010	CALL [WORD DOUBLE] PTR variable	The value from the variable represents an offset and the jump is NEAR type. Usually the variable is represented by a index register (SI,DI) or base register (BX) – an indirect addressing type. In [BX] or [SI] or [DI] should be specified how many bytes are read (must be indicated the JUMP type – NEAR/WORD, are read 2 bytes; FAR/DOUBLE are read 4 bytes).
1001010010010010010 100101010010010011 00010101100100	CALL DWORD PTR address	The value from the variable represents a segment + offset and the JUMP is FAR type. Usually the variable is represented by a index register (SI,DI) – [SI] or [DI] or base register (BX) – [BX] – an indirect addressing type.


#### I.8 PROCEDURES

#### **I/O Parameters Transfer to the Procedures**

- VARIABLES declared into memory data segment;
- **REGISTERS** best practice the results
- STACK transfer area between the procedures and the main program – best practice – the input parameters;




1011110110101010		
0110101110001011		odel small
1010011001010011	.st .da	ack 10h
	·uc	n dw 4
0010010010010010		vector dw 23,16,35,12
1001010010010011		suma dw ?
0001010110010101	.co	
1010110110010101	0000 51	mov ax,@data
	0003	mov ds,ax
0010010010010010	0005	mov AX, offset vector
1001010010010011	8000	push AX
0001010110010101	0009	mov AX,n
1010110110010101	000C 000D	push AX mov AX, offset suma
1010011001010011	0010	push AX
0010010010010010	0011	CALL addv
1001010010010011	0014	mov ax, 4C00h
0001010110010101	0017	int 21h dv PROC NEAR
1010110110010101	0019 aa	push BP
0010010010010010010	001A	mov BP, SP
100000000	001C	xor CX,CX
1001010010010011	001E	mov CX, [BP+6]
1010011001010011	0021 0024	mov BX, [BP+8] xor AX,AX
0010010010010010	0024	xor SI,SI
1001010010010011	0028 rep	peta:
10000000	0028	add AX, [BX][SI]
0001010110010101	002A	inc SI
1010110110010101	002B 002C	inc SI loop repeta
0010010010010010	002E	mov BX, [BP+4]
1001010010010011	0031	mov [BX],AX
0001010110010101	0033	pop BP
1000000	0034	ret 6
1010110110010101	0037 end STA	addv ENDP pt
1010011001010011	ena STA	1.1




						CUPITY				
	DS:00	01	02	03	04	05	06	07	08	
Data	04h	00h	17h	00h	10h	00h	23h	00h	0Ch	
Segment	DS:09	0A	ОВ	ОС	0D			III	B	
	00h	00h	00h	00h	00h	15	ям 🔊	M		

0000	0002	0004	0006	8000	000A	000C	SS:000E	SS:0010
-	-	-	-	-	1	-	-	-

Stack Segment Mw.ism.ase.10





						2 1 1 12	
DS:00	01	02	03	04	05	06	07
04h	00h	17h	00h	10h	00h	23h	00h
DS:09	0A	ОВ	oc/	0D	0/ 1.	1 3	TT
		/	/-	7.17//	-	U	ILL
00h	00h	00h	00h	00h	X	SM M	

000A

0008

**Data** 

0000

0002

0004

0006

Segment

Stack Segment Www.ism.ase.10


000C


SS:000E

08

0Ch

SS:0010






	CIPITY								
	DS:00	01	02	03	04	05	06	07	08
Data Segment	04h	00h	17h	00h	10h	00h	23h	00h	0Ch
	DS:09	0A	ОВ	ОС	0D	Ella		III	B
	00h	00h	00h	00h	00h	75	зм 🧖		


0000	0002	0004	0006	8000	000A	000C	SS:000E	SS:0010
-	-	-	ı	-	1	ı	0200	ı

Stack Segment 400.ism.ase.10



Data


Segment





	CUDITY									
DS:00	01	02	03	04	05	06	07	08		
04h	00h	17h	00h	10h	00h	23h	00h	0Ch		
DS:09	0A	ОВ	ОС	0D	el s		III	B		
00h	00h	00h	00h	00h	15	ям 🔊	M			


0000	0002	0004	0006	0008	000A	000C	SS:000E	SS:0010
-	-	ı	1	-	ı	-	0200	-


Stack Segment Www.ism.ase.10

































































### 

### a) DEFINING & EXPANDING THE MACRODEFINITIONS

ASM Source Code sequence which is used for the program modularization.

SYNTAX:

Macro\_Name MACRO ;Instructions ENDM

The macro-definitions are NOT procedures => they are expanded in the preprocessing step which is before the assembling step – the "macro-definition call" is replaced by the source code of the instructions from the macro-definition body.

huw.ism.ase.10

# b) MACRODEFINITIONS without PARAMETERS

#### Saving the registers:

savereg MACRO push AX

push BX

push CX

push DX

push SI

push DI

#### **ENDM**

#### **Restoring the registers:**

restreg MACRO

pop DI

pop SI

pop DX

pop CX

pop BX

pop AX

#### **ENDM**

### Macro-definitions "Call" & Expanding:

## Procedura 1 PROC NEAR savereg

restreg

**RET** 

Procedura1 ENDP

# Procedura 1 PROC NEAR

push AX push BX

pop BX

pop AX hww.ism.ase

Procedura1 ENDP





1010011001010011

### 

# c) MACRODEFINITIONS with PARAMETERS

```
macro_name MACRO P1, P2,..., Pn
;Instructions
ENDM
```





0001010110010101 ENDM

### I.9 MACRODEFINITIONS

# c) MACRODEFINITIONS with PARAMETERS



The one must pay attention to the modification of the SP register value which is directly related with the stack segment access – PUSH/POP instructions

swap01 MACRO X, Y
push AX
push BX
mov BX, X
mov AX, Y
mov X, AX
mov Y, BX
pop BX
pop AX

swap01 AX, SI; Interchange AX with SI?

push AX
push BX
mov BX, AX
mov AX, SI
mov AX, AX
mov SI, BX
pop BX
pop AX



push AX
push BX
mov BX, SP
mov AX, DI
mov SP, AX; Here SP is modified
mov DI, BX; and the POP instructions
pop BX; are compromised
pop AX; (solve with XCHG instruction)

swap01 SP, DI; Interchange SP with DI?

### 1001010010010011 0001010110010101 1010110110010101 0010010010010010 100101001001001011 0001010110010101 1010110110010101 1010011001010011 0010010010010010 100101001001001011 0001010110010101 1010110110010101 0010010010010010 100101001001001011 1010011001010011 0010010010010010 100101001001001011 0001010110010101 1010110110010101 0010010010010010010 100101001001001011 0001010110010101

1010110110010101 10100110010101011

# d) LOCAL LABELS & VARIABLES

```
Local Labels (in expanding step maxim 10000)
; 5 , 7 , 1 => 1
minim MACRO a, b, c, min
 local et1, et2
 push AX
 mov AX, a
 cmp AX, b
 jlz etl
 mov AX, b
et1:
 cmp AX, c
 jlz et2
 mov AX, c
et2:
 mov min, AX
 pop AX
ENDM
```

```
Local variables

mask MACRO X
local masca
.data
masca equ 00001111b
.code
push AX
mov AL, X
and AL, masca
mov X, AL
pop AX
ENDM
```

# d) LOCAL LABELS & VARIABLES

1010011001010011

Main Program:
...
minim x, y, z, min1
minim w, v, u, min2
minim i, j, k, min3
minim min1, min2, min3, min

MACRO-DEFINITION "CALL push AX mov AX, x cmp AX, y jlz et10000 mov AX, y et10000: cmp AX, z jlz et20000 mov AX, z et20000: mov min1, AX pop AX push AX mov AX, w **Û** cmp AX, v MACROEXPANDING jlz et10001 mov AX, v :L0001fs cmp AX, u jlz et20001 mov AX, u et20001: mov min2, AX pop AX

MACROEXPANDING 1

MACROEXPANDING 2


ISM

 m mesaj

### I.9 MACRODEFINITIONS

### 1010110110010101 e) REPETITIVE MACRO-DEFINITIONS & SPECIFIC OPERATORS

REPT n ;instructions ENDM IRP formal\_p, <actual\_prms\_list>
 ;Instructions
ENDM



IRP x, <'a', 'b', 'c'>
db x
ENDM

db 'a'
db 'b'
db 'c'

0001010110010101

1010110110010101

1010011001010011

0010010010010010

1001010010010011

0001010110010101

1010110110010101

0010010010010010

1001010010010010 10100110010101011

0010010010010010

100101001001001011

0001010110010101

1010110110010101

0010010010010010

1001010010010011

0001010110010101

1010110110010101

1010011001010011

## I.9 MACRODEFINITIONS

### f) THE DERIVATION of the MACRO-DEFINITIONS

**Initial Solutions** add04 MACRO a1, a2, a3, a4, s add02 MACRO a1, a2, sum bush AX bush AX mov AX, a1 mov AX, a1 add AX, a2 add AX, a2 add AX, a3 add AX, a4 mov s, AX mov sum, AX pop AX pop AX **ENDM ENDM** add04 MACRO a1, a2, a3, a4, s local t1, t2 **DERIVATION** .data t1 dw? t2 dw? add04 MACRO a1, a2, a3, a4, s .code add02 a1, a2, s add02 a1, a2, t1 add02 s, a3, s add02 t1, t2, sn. ase. (0) add02 s, a4, s **ENDM ENDM** 



### **I.10 Software Interrupts – File & Console Operations in DOS**

#### 

0001010110010101

1010110110010101

1010011001010011 0010010010010010010

1001010010010011

0001010110010101

1010110110010101

0010010010010010

1001010010010011

1010011001010011

0010010010010010

1001010010010011

0001010110010101

1010110110010101

0010010010010010010

1001010010010011

0001010110010101

1010110110010101 10100110010101011

# a) INTERRUPTS

#### Using the software interrupts should be for:

- execution transfer to the another memory segment (interrupts routines)
- accessing the DOS functions and ROM-BIOS in assembling languages

#### **Features:**

- are called using INT instruction followed by a value between 0 and 255;
- the interrupts routines in DOS & BIOS accept the parameter transfer though the microprocessor registers;
- most of the DOS interrupts routines receive the internal function code for execution into AH microprocessor register


message1 DB "Interrupts sample !",'\$'

MOV AX, @data MOV DS,AX MOV DX, offset message1 MOV AH,09h INT 21h

Display the message to the console – using interrupt 21h with 09 function

ISM

### **I.10 Software Interrupts – File & Console Operations in DOS**



### **I.10 Software Interrupts – File & Console Operations in DOS**

# a) INTERRUPTS

#### For interrupt execution the microprocessor:

- search the interrupts routines in IVT Interrupt Vectors Table; IVT is at the beginning of the RAM memory (segment 0, offset 0) and contains the far pointers (segment:offset) to the interrupt code handler; the position in the IVT defines the interrupt number (INT 21h ⇔ 0000h:(0021\*4)h);
- clears (put them to 0) the flags TF (trap flag) & IF (interrupt enable flag) from the flags register;
- save on the stack segment the flags register (ZF, PF, CF, etc)
- save on the stack segment IP and CS registers for returning to the main program after interrupt execution;

ISM

- JUMP to the interrupt routine;
- executes the interrupt routine until it reach IRET;
- restore IP and CS
- restore the flags register (flag ZF, PF, CF, etc)
- sets (put them to 1) the flags TF (trap flag) & IF (interrupt enable flag)

### **I.10 Software Interrupts – File & Console Operations in DOS**

#### 

0001010110010101

1010110110010101

1010011001010011

0010010010010010

# b) FILES in DOS

#### A file is identified through:

- name (char string), for opening and creation the file; OR
- handler (unsigned value on 16 bits which identifies in unique mode the file on disk and another resources), for closing, reading, writing, seeking

### DEFAULT ASSIGNED HANDLERS FOR STANDARD DEVICES:

Value	Name	Description	
0	stdin	Standard Input	
1	stdout	Standard Output	
2	stderr	Standard Output for Errors Messages	
3	stdaux	Auxiliary Device	
4	stdprn	Standard Printer	

### **I.10 Software Interrupts – File & Console Operations in DOS**

b) FILES in DOS

MAIN DOS O.S. FUNCTIONS – of INT 21h – FOR FILES OPERATIONS:

Function (AH)	Operation
3Ch	Create File
3Dh	Open File
3Eh	Close File
3Fh	Read File
40h	Write File
41h	Delete File
42h	Seek into the File
56h	Rename File

Input Parameters:	Registers	
- Function Code	3Ch → AH	
- File Name	SECURI DX M	
- File Attribute	CX	
Output Parameters:	C) * CH (%)	
handler	AX AX	
- operation result	Set/Clear CF - Carry Flag	

At the creation time, the file type may be:

- read-only (1)
- hidden (2)
- •system (4)
- normal (0)

hww.ism.ase.ro

### **I.10 Software Interrupts – File & Console Operations in DOS**

### 100101001001001011 0001010110010101 1010110110010101 0010010010010010 100101001001001011 0001010110010101 1010110110010101 1010011001010011 0010010010010010 100101001001001011 0001010110010101 1010110110010101 100101001001001011 1010011001010011 0010010010010010010 100101001001001011 00010101110010101 1010110110010101 0010010010010010 1001010010010010011 0001010110010101

1010110110010101

10100110010101011

# b) FILES in DOS

```
.data
handler
                          dw
                                                      ;file handler
                                                      ;attribute for file creation
fAttribute
                          dw
                          db
                                                      ; validation variable for the file operations
res
                           db
                                        'fisier.dat',0
                                                      ;file name
fileName
.code
CreateFile MACRO fileName, fAttribute, handler, res
local error1, final
             push AX
             push CX
             push DX
             mov AH,3Ch
                                       ;function code for file creation
             mov CX,fAttribute
                                       ;set file attribute
             lea DX, fileName
                                        ;load in DX the offset of the assigned char string file name
             INT 21h
                                        ;call interrupt 21h
                                       ;if the operation fails CF is set - value 1
             jc error1
                                                     ;check out the operation success
             mov handler, AX
                                        ; if the file has been created then init the handler
             mov res,0
                                       ; if everything OK init res with 0
                                       ;JUMP to the end of the macro-definition
             imp final
                                                     ;in case of error
error1:
                                        ;init the handler with negative value 0xFF 0xFF
             mov handler,-1
                                       ;store in res the error code (is different than 0)
             mov res, AX
final:
             pop DX
             pop CX
             pop AX
ENDM
```

1010110110010101 0010010010010010010

### I.10 Software Interrupts – File & Console Operations in DOS

# b) FILES in DOS

#### **OPEN FILE**

Input Parameters:	Registers:	
- Function Code	3Dh → AH	
- File Name	DX	
- Access Type	AL	
Output Parameters:		
- Handler	AX	
- Operation Result	Set/Clear CF – Carry Flag	

#### **WRITE into the FILE**

Input Parameters:	Registers:
- Function Code	40h → AH
- File Handler	BX
- Pointer to the buffer that contains the data in RAM for writing into the file	DX
- Bytes number to be written into the file	CX
Output Parameters:	
- The number of bytes that have been written with success into the file	AX
- Operation Result	Set/Clear CF – Carry Flag

1010110110010101

0010010010010010

### **I.10 Software Interrupts – File & Console Operations in DOS**

# b) FILES in DOS

#### **READ from the FILE**

Input Parameters:	Registers:
- Function Code	3Fh → AH
- File Handler	вх
- pointer to the memory segment buffer which will contain the data from file	DX
- Bytes number to be read from the file	СХ
Output Parameters:	
- The number of bytes that have been read with success from the file	AX
- Operation Result	Set/Clear CF – Carry Flag

SEEK/Positioning in the FILE

Input Parameters:	Registers:
- Function Code	42h → AH
- File Handler	ISM BX
- Inside file reference (0-SEEK_SET; 1-SEEK_CURR; 2-SEEK_END)	AL
- The bytes number as offset related to the inside file reference (DWORD)	inferior word → DX superior word → CX
Output Parameters:	
- the new position in file (DWORD)	inferior word → AX superior word → DX
- Operation Result	Set/Clear CF - Carry Flag

1010110110010101

0010010010010010010 1001010010010010011

1010011001010011

0010010010010010

1001010010010010011 00010101110010101

0001010110010101 101011011001010101 1010011001010011

**I.11.1 Char Strings Processing Steps** 

- 1. Init DS:SI with SRC Source String offset
- 2. Init ES:DI with DST Destination String offset
- 3. Init CX with the length of the processed strings. Should be the minim length between the source string SRC and destination string DST.
- 4. DF Direction flag
  - 0 (CLD) the strings are processed from the left to the right
  - 1 (STD) the strings are processed from the right to the left

huw.ism.ase.10

#### **I.11 Char Strings Operations**

#### 1.11.2 Char Strings Mnemonics

- 1. movsb & movsw
- 2. cmpsb & cmpsw
- 3. lodsb & lodsw
- 4. stosb & stosw
- 5. scasb & scasw



## 

0010010010010010 1001010010010010011 000101011001010101

0010010010010010010 1001010010010010011 000101011100101010

1001010010010010 1010011001010011

0010010010010010 100101010010010011

0001010110010101 1010110110010101

1010011001010011

## I.11.2 Char Strings Mnemonics

#### 1. Move the source string to the destination string

movsb

movsw

• DF=0 (CLD)

• ((DI))=((SI))

• (SI)=(SI)+1

• (DI)=(DI)+1

DF=0 (CLD)

• ((DI))=((SI))

 $\bullet (SI)=(SI)+2$ 

 $\bullet \quad (DI)=(DI)+2$ 

• DF=1 (STD)

• ((DI))=((SI))

• (SI)=(SI)-1

• (DI)=(DI)-1

• DF=1 (STD)

• ((DI))=((SI))

 $\bullet (SI) = (SI) - 2$ 

 $\bullet \quad (DI) = (DI) - 2$ 

hnw.ism.ase.ro

0001010110010101 1010110110010101 0010010010010010

100101001001001

1010110110010101 1010011001010011

0010010010010010 100101001001001011 0001010110010101

1010110110010101 0010010010010010010 100101001001001011

0001010110010101

0010010010010010 100101001001001011

0001010110010101 1010110110010101

0010010010010010

100101001001001011 1010011001010011

0001010110010101

1010110110010101

1010011001010011

I.11.2 Char Strings Mnemonics

2. Compares through temporary subtracting dst vs. src

cmpsb

**cmpsw** 

DF=0 (CLD)

((DI))-((SI))

(SI)=(SI)+1

(DI)=(DI)+1

DF=0 (CLD)

((DI))-((SI))

(SI)=(SI)+2

(DI)=(DI)+2

DF=1 (STD)

((DI))-((SI))

(SI)=(SI)-1

(DI)=(DI)-1

DF=1 (STD)

((DI))-((SI))

(SI)=(SI)-2

(DI)=(DI)-2

huw.ism.ase.ro

#### 100101001001001011 0001010110010101 1010110110010101 0010010010010010

100101001001001011 0001010110010101

1010110110010101 1010011001010011

0010010010010010 100101001001001011

0001010110010101 1010110110010101 0010010010010010

100101001001001011 1010011001010011

0010010010010010 100101001001001011

0001010110010101 1010110110010101 0010010010010010

100101001001001011 0001010110010101

1010110110010101

1010011001010011

I.11.2 Char Strings Mnemonics

3. Loading src in accumulator register

lodsb

lodsw

DF=0 (CLD)

(AL)=((SI))

(SI)=(SI)+1

DF=0 (CLD)

(AX)=((SI))

(SI)=(SI)+2

DF=1 (STD)

• (AL)=((SI))

(SI)=(SI)-1

DF=1 (STD)

(AX)=((SI))

(SI)=(SI)-2

huw.ism.ase.10

#### 

## 

## I.11.2 Char Strings Mnemonics

#### 4. Storing the accumulator register in dst

stosb

stosw

• 
$$(DI)=(DI)+2$$



scasb

scasw

#### 100101001001001011 0001010110010101 1010110110010101 0010010010010010 100101001001001

## 0001010110010101

- 1010110110010101 1010011001010011
- 0001010110010101
- 1010110110010101
- 100101001001001011
- 1010011001010011
- 0010010010010010
- 100101001001001011 0001010110010101
- 1010110110010101 0010010010010010
- 100101001001001011
- 0001010110010101
- 1010110110010101

1010011001010011

- 0010010010010010
- 100101001001001011

- 0010010010010010

- I.11.2 Char Strings Mnemonics
- 5. Scanning string area through temporary subtracting of src from the accumulator register
  - DF=0 (CLD)
    - (AL)-((SI))
    - (SI)=(SI)+1
    - DF=0 (CLD)
    - (AX)-((SI))
    - (SI)=(SI)+2

- DF=1 (STD)
- (AL)-((SI))
- (SI)=(SI)-1
- DF=1 (STD)
- (AX)-((SI))
- (SI)=(SI)-2

hww.ism.ase.ro

#### **I.11 Char Strings Operations**

0010010010010010 1001010010010011 00010101100101<mark>4</mark>.11.3 Samples 1010110110010101

1. Copy a source char string into a destination char string

2. Compare if 2 char strings are the same - procedure

1010110110010101

1010011001010011



#### 

#### I.11.3 Char Strings Samples

- 1. Copy a source char string into a destination char string
- 2. Compare if 2 char strings are the same procedure

```
rep_label:
mov AL, DS:[SI]
mov ES:[DI], AL
INC SI
INC DI
loop rep_label
```



1001010010010010011 00010101110010101

0001010110010101


1010110110010101


1010011001010011

## **I.11 Char Strings Operations**

#### I.11.3 Char Strings Samples

- 1. Copy a source char string into a destination char string
- 2. Compare if 2 char strings are the same procedure





1010011001010011

```
10010100100II.11.3 Char Strings Sample
Copy a source char string into a destination char string
1010110110010101
                                              ;no stack
0010010010010010010
                                             SEGProg SEGMENT
10010100100100110011 .model large
                                              ASSUME DS:DATEProg,ES:DATEProg,CS:SEGProg
0001010110010101
1010110110010101 exit_dos MACRO
                                              start:
                                                mov AX, SEG src
          mov ax,4c00h
101001100101001
0010010010010010 int 21h
                                                mov DS,AX
                                                mov ES,AX
          ENDM
100101001001001
                                                cld
0001010110010101
                                                mov SI, offset src
          DATEprog SEGMENT
101011011001010
                                                mov DI, offset dst
          src db 'Sirul meu sursa$'
0010010010010010
                                                mov cx, dimsrc
          dimsrc dw $-src
100101001001001
1010011001010011 dst db '1111111111111111111
                                                rep movsb
                                              : ciclu:
          dimdst dw $-dst
0010010010010010
                                                ;;movsb
          DATEprog ENDS
                                                                                         ISM
100101001001001
                                                :lodsb
0001010110010101
                                                ;stosb
1010110110010101
                                              ; loop ciclu
0010010010010010
                                               exit dos
100101001001001011
0001010110010101
                                              SEGProg ENDS
1010110110010101
```

end start

1010011001010011

```
1010011001010011 I.11.3 Char Strings Sample
0010010010010010 2. Compare if 2 char strings are the same - procedure
1001010010010011
                                   SEGProg SEGMENT
0001010110010101
                                   ASSUME DS:DATEProg,ES:DATEProg,SS:Stiva,CS:SEGProg
1010110110010101
                                   start:
0010010010010010
1001010010 model large
                                     mov AX, SEG src
                                     mov DS,AX
exit_dos MACRO
                                     mov ES,AX
    mov ax,4c00h
                                     mov ax, Stiva
0010010010 int 21h
                                     mov ss.ax
                                     mov sp,varf
                                   ;FAR procedure with the result in DX=position of the first difference
                                   ;int compare1(char* s, char* d, short int length);
    DATEprog SEGMENT
src db 'Sirul meu sursa$',0
                                    mov ax, dimsrc
10010110010 dimsrc dw $-src
                                    push ax
dst db 'Sirul111111111111$',0
                                    mov ax, offset dst
010010010 dimdst dw $-dst
                                    push ax
    DATEprog ENDS
                                    mov ax, offset src
                                                                               ISM
                                    push ax
                                    ;PROCEDURE CALL
    Stiva SEGMENT
                                    CALL FAR PTR compare1
 dw 10 dup(?)
 101001001 varf label word
                                    exit dos
Stiva ENDS
                                   SEGProg ENDS
                                   **HERE is the procedures segment
1010110110010101
                                   end start
```

1010011001010011

```
1010011001010011 I.11.3 Char Strings Sample
0010010010010010 2. Compare if 2 char strings are the same - procedure
1001010010010011
0001010110010101
1010110110010101
0010010010010010
100101001001001011
10010110010101 ;**continue from the previous slide
                                                                              i index:
1010110110010101 Procedures SEGMENT
                                                                                 cmpsb
           ASSUME CS:Procedures
1010011001010011
                                                                                 jnz not_eq
0010010010010010
                                                                              loop i index
1001010010010011
            compare1 PROC FAR
                                                                               eqq:
             push bp
0001010110010101
                                                                                mov DX,0
             mov bp, sp
1010110110010101
                                                                                imp sfarsitproc
             ;draw the stack segment
0010010010010010
                                                                               not_eq:
             ;BP;IP;CS;adr-offset src;adr-offset dst;dimsrc
1001010010010011
                                                                                mov DX,CX
                  ;[bp+4]
                                  [8+qd]:
                                                 ;[bp+10]
1010011001010011
                                                                               sfarsitproc:
0010010010010010
                                                                                              ISM
                                                                                pop bp
             cld
1001010010010011
                                                                                retf 6h
             mov SI, [bp+6]
0001010110010101
                                                                              compare1 ENDP
             mov DI, [bp+8]
1010110110010101
                                                                              Procedures ENDS
             mov cx, [bp+10]
0010010010010010
1001010010010011
                                                                                       huw.ism.ase.ro
0001010110010101
1010110110010101
```

```
1011110110101010
0110101110001011
1010011001010011
0010010010010010
1001010010010011
0001010110010101
1010110110010101
0010010010010010
1001010010010011
0001010110010101
1010110110010101
1010011001010011
0010010010010010
1001010010010011
0001010110010101
1010110110010101
0010010010010010
1001010010010011
1010011001010011
0010010010010010
100101001001001011
0001010110010101
1010110110010101
0010010010010010
1001010010010011
0001010110010101
1010110110010101
1010011001010011
```

# DAY 3

