

Multiple-Boot with Platform Flash PROMs

Author: Jameel Hussein

Summary

Some applications take advantage of the ability to change the configuration of a Xilinx FPGA at each boot-up, changing the FPGA's functionality as required. The ability to change the FPGA configuration is made easy with the Xilinx Platform Flash XCFxxP PROM's Design Revisioning feature, which allows the user to store multiple configurations as different revisions in a single PROM. With the addition of a small amount of logic internal to the FPGA, the user can dynamically switch between up to four different revisions on the PROM. Multiple-Boot, or the ability to dynamically reconfigure from multiple Design Revisions, is similar to the MultiBoot option offered with SpartanTM-3E FPGAs when used with third-party parallel flash PROMs.

This application note will further describe how Platform Flash PROMs provide additional options for enhancing safety in the event of failed configuration, as well as reducing pin count and board space. Moreover, Platform Flash PROMs provide the user with additional advantages: iMPACT programming support, a single-vendor solution, low-cost board design, plus faster configuration loading.

A reference design is also detailed in this application note including VHDL source code.

Introduction

When combined with a small amount of logic internal to the FPGA, Platform Flash PROMs easily support applications requiring the ability to dynamically select from multiple FPGA configurations or revisions (referred to as Multiple-Boot). Multiple-Boot is achieved by utilizing the Xilinx Platform Flash feature, Design Revisioning, along with a small amount of logic internal to the FPGA. An example of an application requiring Multiple-Boot capabilities is when the FPGA needs to support both diagnostic as well as general functionality (Figure 1). In this case, the FPGA boots up using a diagnostics application to perform board-level tests. If the tests are successful, then the FPGA triggers a reconfiguration from a second bitstream containing the general functionality configuration image needed for normal operation. The general FPGA application could be designed to trigger a reconfiguration to reload the diagnostics application at any time as needed.




Figure 1: Example Application Requiring Multiple-Boot Support

© 2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at http://www.xilinx.com/legal.htm. PowerPC is a trademark of IBM Inc. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.



In the example shown in Figure 1, page 1, the default configuration is stored in the PROM as Revision 1. This default configuration is loaded at system reset. When Multiple-Boot is triggered, the FPGA automatically reconfigures itself using the configuration image stored as Revision 0 in the PROM.

Note: The Revision Select[1:0] inputs have an internal 50 K Ω resistive pull-up to V_{CCO} to provide a logic 1 to the device if the pins are not driven.

The default configuration stored as Revision 1 could contain a "golden" or fail-safe configuration image, used to communicate with the outside world to check for a newer configuration image. If a newer configuration image exists and verifies as good, then the golden configuration could trigger a reconfiguration to load the new image.

Note: The user can choose to reconfigure the FPGA using the configuration image stored at any of up to four different revision locations.

Design Revisioning

Design Revisioning allows the user to store up to four unique configuration images on a single PROM or across multiple cascaded PROMs (Figure 2). When combined with dynamic reconfiguration, the design revision capabilities of Platform Flash PROMs allow for the creation of Multiple-Boot applications.

With Design Revisioning, each configuration image is stored at a specific revision location (0 to 3) and is supported for the 8/16/32 Mbit XCFxxP Platform Flash PROMs in both serial and parallel output modes. The PROM programming files along with the revision information files (.cfi) are created using the iMPACT software. This .cfi file is later required to enable Design Revision programming (refer to Xilinx ISE 8 Software Manuals for more details).




Figure 2: Example Storage Options Available with XCFxxP Platform Flash PROMs

After programming the Platform Flash PROM with a set of configuration images, a configuration image stored at a given revision location is selected using the external REV_SEL[1:0] pins or using the internal programmable Design Revision control bits. The EN_EXT_SEL pin determines if the external pins or internal bits are used to select the Design Revision. When EN_EXT_SEL is Low, Design Revision selection is controlled by the external revision select pins, REV_SEL[1:0]. When EN_EXT_SEL is High, Design Revision selection is controlled by the internal programmable revision select control bits.

Note: For the reference design, EN_EXT_SEL must be set Low.

During power-up, the Design Revision selection inputs (pins or control bits) are sampled by logic internal to the configuration PROM. After power-up is complete, when $\overline{\text{CE}}$ is asserted Low




(enabling the PROM inputs), the Design Revision selection inputs are sampled again after the rising edge of the \overline{CF} pulse. In the reference design, \overline{CE} is tied to ground, and the user will control \overline{CF} using an I/O on the FPGA, see "Reference Design," page 5. The data from the selected Design Revision is then presented on the FPGA configuration interface. The interface can be either 8-bit SelectMAP (parallel) or serial. Refer to $\overline{DS123}$, $Platform\ Flash\ In-System\ Programmable\ Configuration\ PROMs$, for more details.

Typical Application

To take advantage of Multiple-Boot capabilities with Platform Flash PROMs, a few modifications to the standard PROM interface are needed, as well as a small amount of control logic embedded in the FPGA (Figure 3). Most of the standard connections to the configuration PROM remain the same with a few exceptions:

- $\overline{\text{CE}}$ must be tied LOW to ensure that the PROM is always enabled. Normally, $\overline{\text{CE}}$ is connected to DONE to disable the PROM after configuration is complete.
- $\overline{\mathsf{CF}}$ is driven by an output from the Multiple-Boot control logic inside the FPGA instead of the normal connection to PROG B.
- The PROG_B pin of the FPGA is driven by an output from the Multiple-Boot control logic. **Note:** This connection requires the use of one user I/O of the FPGA.
- REV SEL is driven by outputs from the Multiple-Boot control logic.



X483_03_072406

Figure 3: Typical Application Block Diagram


The control logic monitors RESET, which resets the control logic state machine and Multiple-Boot trigger (MB Trigger in Figure 3). The timing between each state is critical; there are several setup and hold times that need to be closely observed for the reconfiguration to occur successfully. A fully verified control logic design, compliant to these timing constraints is provided (see "Reference Design," page 5).

Hardware Interface

To enable Multiple-Boot functionality, an output on the FPGA controls the sampling of the revision select pins on the PROM. This signal connects to the $\overline{\text{CF}}$ input on the PROM. When the PROM sees a rising edge on $\overline{\text{CF}}$, it samples the revision select pins. The revision select pins, REV_SEL[1:0], are driven by other output(s) from the FPGA to control which revision provides configuration data to the FPGA. The revision select pins must be set at least 300 ns before the sampling is triggered, (refer to *Platform Flash In-System Programmable Configuration PROMs*). After $\overline{\text{CF}}$ is taken High, the Multiple-Boot logic block inside the FPGA drives an output connected to PROG_B Low for 300 ns to trigger reconfiguration. After configuration is complete, the FPGA functions according to the configuration read from the selected revision.

The configuration signals used by the FPGA to interface with the Platform Flash PROM for SelectMAP mode are described in Figure 4, page 4 and Table 1, page 4.





Notes:

- For Mode pin connections, refer to the appropriate FPGA data sheet. For Spartan-3E and newer FPGA families, use BPI mode; all others, use Master SelectMAP.
- 2. Open-drain driver recommended.
- 3. REV_SEL[0:1] have an internal 50 K Ω resistive pull-up to V_{CCO}.
- 4. RC circuit added to ensure sufficient pulse of PROG_B.

X483_04_073106

Figure 4: SelectMAP Mode Configured from Platform Flash XCFxxP PROM Using Multiple-Boot

Table 1: FPGA to Platform Flash XCFxxP PROM Connections for Multiple-Boot

FPGA Pin	Dir.	PROM Pin	Functionality	
			FPGA	PROM
N/A		CE	Not connected	Chip Enable tied to GND to enable PROM after configuration
N/A		CEO	Not connected	Chip Enable Output connected to the CE input of the next PROM in the chain
DONE			FPGA Configuration Done. Recommend 330Ω pull-up	
INIT_B	\rightarrow	OE/RESET	Initialization Indicator. Recommended 4.7 kΩ pull-up	Resets PROM and enables PROM to output data
User I/O	\rightarrow	REV_SEL[0]	Used to choose revision 0 or 1	Revision selection pin 0
User I/O	\rightarrow	REV_SEL[1]	Optionally used to enable selection of revision 2 or 3	Revision selection pin 1; If using more than two revisions, then drive from the reference design via an FPGA user I/O. Otherwise, tie to GND to save FPGA user I/O for other purposes.
D[0:7]/DIN	←	D[0:7]/D0	Configuration Data Input	Configuration Data Output



Table 1: FPGA to Platform Flash XCFxxP PROM Connections for Multiple-Boot (Continued)

FPGA Pin	Dir.	PROM Pin	Functionality	
FPGA PIII	Dir.		FPGA	PROM
User I/O	\rightarrow	CF	Used to control when PROM samples REV_SEL pins	On rising edge the REV_SEL pins are sampled
PROG_B		_	Hold Low for 300 ns to trigger reconfiguration	Not connected
CCLK	\rightarrow	CLK	Configuration Clock	Configuration Clock
CSI_B	←	_	Chip select – must be Low during configuration	Not connected
RDWR_B	←	_	Read/Write control – must be low during configuration	Not connected
M[2:0]	←	_	Refer to appropriate FPGA data sheet for settings	Not connected
BUSY		BUSY	Busy indication not used	Do not connect to FPGA BUSY. Must be tied Low.
N/A	\leftarrow	EN_EXT_SEL	Not connected	Set Low to allow revision selection by REV_SEL pins

Reference Design

The reference design described in this application note implements the control logic necessary to load Multiple-Boot configuration data from revisions stored in Platform Flash PROMs. The control logic, to be implemented internal to the FPGA, consists of a state machine designed to select the Design Revisions and to dynamically reconfigure the FPGA. The Multiple-Boot control logic is designed as a separate module to facilitate integration into the design. To use the module, the user must make the appropriate connections and insert logic in the main application to set and hold the REV_SEL pins prior to triggering the dynamic reconfiguration process.

The reference design described in this application note can be downloaded from the following link:

http://www.xilinx.com/xlnx/xweb/xil_publications_display.jsp?category=Application+Notes/Device+Configuration+and+Programming/FPGA+Configuration&show=xapp483.pdf

Control Logic State Machine

The control logic state machine consists of three states:

State 0

The FPGA will enter this state upon power-up after an initialization state (not shown) to setup/reset any variables or signals used in the design. The machine waits in state 0 for a dynamic reconfiguration trigger from the main FPGA design to enter State 1.

State 1

The control logic drives a Low signal to the \overline{CF} pin on the PROM and passes the revision set by the main application to the PROM's REV_SEL[0:1] pins.

The machine enters State 2 after the specified set-up time for the REV_SEL (300 ns).

Note: For designs utilizing the XCF16P PROM or requiring only two revision locations, the Rev_sel[1] input of the Multiple-Boot control logic block must be grounded, and REV_SEL[1] of the PROM must be tied to ground to ensure proper FPGA configuration.



State 2

Once in state 2, the state machine drives a HIGH signal to the $\overline{\text{CF}}$ input of the PROM and a LOW signal to the PROG_B pin on the FPGA. After 300 ns, reconfiguration begins, and the FPGA starts re-initializing configuration memory. Once INIT_B (on the FPGA which is connected to OE/RESET on the PROM) goes HIGH, the FPGA is ready for data. The PROM sends the configuration data stored at the selected revision to FPGA. The FPGA configuration logic signals that the reconfiguration process is complete by taking DONE High. The machine then returns to State 0.

Note: This application note assumes that each revision contains an instantiation of the Multiple-Boot control logic. In reality, after PROG_B goes Low in state 2 (after 300 ns) the configuration memory is erased, including the state machine. Therefore, the state machine does not actually transition from state 2 back to state 0, but rather ceases operation while in state 2. After the FPGA is reconfigured and initialized, the Multiple-Boot control logic instantiation in the new configuration enters state 0.

Figure 5 illustrates a state diagram for the state machine used in the reference design.




Figure 5: Reference Design State Diagram

Advantages

The main advantages of the Multiple-Boot solution described here are:

- No third device required for reconfiguration. This solution only requires a Platform Flash XCFxxP PROM and a FPGA while most reconfiguration designs require an extra logic device such as a CPLD.
- The ability to dynamically reconfigure the FPGA. As long as the functionality stored at
 each revision location is not required simultaneously, the user can take advantage of up to
 four completely different designs for the same FPGA, effectively timesharing the FPGA
 resources.

In addition, Multiple-Boot gives the user access to the advantages of using Platform Flash PROMs:

- Integrated iMPACT programming support. In-System Programmability makes design changes easy during development and verification.
- Faster configuration. Platform Flash PROMs have been optimized for fast configuration using both the x8 interface and a configuration clock period of 30 ns.



- Lower board cost due to the reduced number of interface lines needed. Since only the
 data lines need to be used, the number of signals to be routed on the board is minimized
 compared to parallel NOR flash. Configuration in Master Serial mode can save even more
 pins, needing only four pins to configure the FPGA.
- Single vendor support. Customers can maintain a single vendor solution with Xilinx Platform Flash and Xilinx FPGAs.

For more on the benefits of Platform Flash PROMs visit:

http://www.xilinx.com/products/silicon_solutions/proms/pfp/index.htm

Conclusion

Xilinx Platform Flash XCFxxP PROMs enable users to implement Multiple-Boot capabilities in their designs. Essential to Multiple-Boot support is the Design Revisioning capabilities of Platform Flash PROMs, allowing the storage of multiple FPGA configurations in as little as a single PROM (supported for all Xilinx FPGA families). When the Design Revision capabilities of Platform Flash PROMs are paired with dynamic reconfiguration, the powerful result is Multiple-Boot.

A Multiple-Boot solution with Platform Flash PROMs is easy to implement, reduces board cost, has iMPACT programming support, and allows for rapid FPGA configuration.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision	
08/07/06	1.0	Initial Xilinx release.	