### EECS 361: SINGLE CYCLE PROCESSOR, GROUP 2

### Introduction

In this project, we were asked to design, implement, and test a single-cycle processor that is capable of handling the below subset of the MIPS instruction set:


- Arithmetic: add, addi, addu, sub, subu

Logical: and, or, sllData Transfer: lw, sw

- Conditional Branch: beq, bne, slt, sltu

### Design

We successfully implemented this project through a structural design approach, first implementing the required lower level components (such as the various types of multiplexers), and then combining them to form the higher-level components (such as the register file and control logic). Finally, we wired up these higher-level components together in a fashion similar to the diagram in *Figure 1* to produce the highest-level single-cycle processor component named *mips\_single\_cycle*.



**Figure 1:** Single Cycler Processor Design (Slide 8, Lecture 8)

We justify these design decisions through the benefits that this approach provides, which are mainly:

- 1. A modular approach allows us to not only test and debug individual components, but also allows us to reuse components and work as a team building multiple components at the same time.
- 2. An ALU from previous projects was reused in this project, in large part because of its applicability to many operations in the requested subset of the MIPS Instruction Set.
- 3. Control logic is wired manually using a control logic component and built from very basic gates as a custom logic component for this very specific set of instructions. This is to ensure speed and output according to specification on the project handout design document.

## **Control Signals**

The results of our project include all VHDL files implemented and used in making the processor, as well as the waveforms of the test benches running the three test \*.dat files. A mapping from VHD file to component can be found below:

Component	File Name			
Control Logic	control_unit.vhd			
PC Instruction Logic	pc_logic.vhd			
ALU Control Logic	alu_control.vhd			
ALU	alu.vhd			
32 32-bit registers	registerfile32.vhd			
Extender	extender.vhd			
Data Memory	sram.vhd (library file)			

Furthermore, we have outlined the control signals in a table below:

# **ALU Operations**

Operation	Code	func	Control Signal	
Load/Store	00	X	000	
Branch	01	X	001	
Add	10	100000	000	
Subtract	10	100010	001	
And	10	100100	010	
Or	10	100101	011	
SLT	10	101010	101	
SLTU	10	101011	110	
SLL	10	000000	100	
AddU	10	100001	000	
SubU	10	100011	000	
AddI	11	X	000	

# Control Unit Operations


Operation	Opcode	ALU	RegDst	RegWr	ALU	PC	MemRead	MemWr	MemReg	ExtOp
		Op			Src	Src				
R Type	000000	10	1	1	0	0	0	0	0	1
BEQ	000100	01	X	0	0	1	0	0	X	1
BNE	000101	01	X	0	0	1	0	0	X	1
AddI	001000	11	0	1	1	0	0	0	0	1
lw	100011	00	0	1	1	0	1	0	1	1
SW	101011	00	X	0	1	0	0	1	X	1


As indicated above, the various operations that our processor must perform will require the use of one or more control signals listed above. For example, an R-Type instruction will have an opcode of 000000, and as a result will flag various controls on and off to components located around the processor. Note that for all components, the *ExtOp* signal will always be set.

### **Waveforms**


We attach the significant waveforms for the three test \*.dat files in this section. These are the waveforms that show results, either by writing to memory the correct 32 bit hex value at the correct address, or by outputting that correct result to the output port of the processor. Both types of correct output can be seen in the waveforms below.


unsigned\_sum.dat, showing first and last segments of waveform trace.








sort\_corrected\_branch.dat ...sortcorrectedbranch/busWout\_tb
/tb\_sortcorrectedbranch/clk\_tb
/tb\_sortcorrectedbranch/pcOut\_tb
/tb\_sortcorrectedbranch/reset\_tb
...ap/datapath/memory\_map/addr
...r\_map/datapath/memory\_map/cs 32'h00000... 32'h00000000 32'h00000001 32'h00000004 32'h00000001 32'hAC410000 32'h00E13... 32'h14C00003 32'hAC670000 32'h00203820 32'h00000... | 32'h00000000 32'h10000000 32'h10000010 32'h00000001 32'h00000... 32'h00000000 32'h00000001 32'h00000004 32'h00000000 🗈 💠 ...ap/datapath/memory\_map/dout 32'h00000001 32'h00000... 32'h00000000 32'h000000001 32'h00000004 32'hXXXXXXXX ..datapath/memory\_map/mem\_file sort corrected branch.dat ...\_map/au, meniny\_niap/niem\_tile
...\_map/datapath/memory\_map/oe
...\_map/datapath/memory\_map/we
.../genRegister(5)/mapRegister/data\_in
..nRegister(5)/mapRegister/inData
...Register(5)/mapRegister/keepOul
...Register(5)/mapRegister/voutData
...enRegister(5)/mapRegister/voutData
...enRegister(5)/mapRegister/voutData
...enRegister(5)/mapRegister/voutData
...enRegister(5)/mapRegister/voutData
...enRegister(5)/mapRegister/writeEnable 32'h00000... 32'h00000000 32'h00000001 32'h00000004 32'h00000001 32'h00000001 32'h00000... \ 32'h00000000 32'h00000004 32'h00000000 32'hXXXXXXXXXX 32'h10000028 32'h00000001 32'h00000001 32'hXXXXXXX 32'h00000... 32'h00000000 32'h000000001 32'h00000004 32'h00000001 32'h00000... 32'h00000000 32'h000000001 32'h00000004 32'h0000000: 32'hXXXXXXXXXX Register(6)/mapRegister/webp0tb Register(6)/mapRegister/outData enRegister(6)/mapRegister/we\_in .ister(6)/mapRegister/writeEnable Register(7)/mapRegister/data\_in .nRegister(7)/mapRegister/kep0ut .Register(7)/mapRegister/kep0ut .Register(7)/mapRegister/reset .nRegister(7)/mapRegister/reset .nRegister(7)/mapRegister/we\_in ...ister(7)/mapRegister/writeEnable 32'h00000000 32'h000000001 32'h000000001 32'h00000... \ 32'h00000000 32'h00000001 32'h00000004 32'h00000001 32'h00000... 32'h00000000 32'h000000001 32'h00000004 32'h00000001 32'hXXXXXXXXX 32'h00000004 5350 ns 5400 ns Cursor 1 5251 ns 4 32'h00000000 32'h000000002 32'h000000002 32'h00000000 32'h00000004 32'h00E1302A 32'h14C00003 32'hAC410000 32'hAC670000 32'h00203820 ...ap/datapath/memory\_map/addr ..r\_map/datapath/memory\_map/cs ..\_map/datapath/memory\_map/din ..ap/datapath/memory\_map/dout ..datapath/memory\_map/mem\_file 32'h10000020 32'h10000004 32'h000000002 32'h000000000 32'h00000000 32'h00000002 32'h00000000 32'h00000002 32'h00000004 32'h000000000 32'hXXXXX... 32'h00000000 32'h00000000 32'h00000002 32'h000000004 sort corrected branch.dat ...\_map/datapath/memory\_map/oe 1 32'h00000000 32'h00000000 32'h00000002 32'h000000004 32'h000000002 32'h00000000 32'h00000000 32'h000000002 32'h000000004 32'h000000002 32'hXXXXXXXXX 32'h10000028 32'h000000000 32'h00000000 32'h00000002 32'h00000004 32'h000000002 I 32'h00000000 32'h00000002 32'h00000004 32'h000000002












### bills\_branch.dat














#### Conclusion

To conclude, we have successfully created a single-cycle processor that performed all of the operations requested in the specification. As is evident in the above waveforms as well as by running the test bench, our processor is capable of reading a MIPS instruction set and producing valid output.

## Challenges

- 1. Much early discussion revolved around how we should efficiently split up the work amongst our team. We found that the best collaborative method was using a private GitHub repository and assigning standalone components to each team member (e.g. one member took the registers, and the other took the control logic). After establishing these collaborative guidelines, progress was made at a much quicker pace.
- 2. The control logic had to be designed from the bottom up using basic gates, and it was a challenge to create a combinational structure that supported very many signals. We surmounted this by creating a truth table, forming Boolean expressions, and implementing them in logic gates (as was taught in *EECS 303*).
- 3. Reading from files and storing registers was something none of our teammates had encountered before, and was thus a challenge in implementing in our processor. We solved this by viewing the existing *sram.vhd* component, as well as looking at its test bench, *sram\_demo.vhd*. From there, we were able to adapt the component to suit our needs.