

### **Programming Lab 4C**

# **Optimization**

Topics: Address alignment, address and data dependencies, overlapped execution.

R01

Prerequisite Reading: Chapters 1-4

Revised: February 17, 2021

Run-time performance can be adversely affected due to improper address alignment, the sequence in which instructions are executed, or by not overlapping the execution of floating-point divide or square root instructions with the execution of integer instructions. Faster execution can sometimes be achieved by a simple rearrangement of instructions. In this lab you will create the following functions and measure their execution time from which you can determine the corresponding performance penalties in clock cycles per instruction<sup>1</sup>.

Address Alignment: Extra memory cycles are required when 16-bit operands are not located at addresses that are a multiple of 2, and 32-bit or 64-bit operands are not at a multiple of 4.

**Address Dependency:** Any load or store instruction whose address depends on a register that was modified by the preceding instruction will always be delayed while the register is updated.

**Data Dependency:** A floating-point instruction (e.g., VADD.F32) will always be delayed if one of its input operands is the output of the preceding floating-point arithmetic instruction. (See the footnote<sup>2</sup> about the VMOV instructions.)

**Concurrent Execution:** The slow execution of VDIV.F32 or VSQRT.F32 may be overlapped with a sequence of several integer-only instructions. Determine amount of overlap possible by increasing the repetitions of the NOP until the displayed execution time of the function begins to increase. (See footnote<sup>2</sup> about the VMOV instruction.)

#### FullWordAccess:

.rept	100
LDR	R1,[
.endr	
BX	LR

#### AddressDependency:

.rept	100
LDR	R1,[R0]
LDR	R0,[R1]
.endr	
RY	I R

#### DataDependency:

.rept	100
VADD.F32	S1,S0,S0
VADD.F32	S0,S1,S1
.endr	
VMOV	S1,S0
BX	LR

#### VDIVOverlap:

VDIV.F32	S2,S1,S
.rept	1
NOP	
.endr	
VMOV	S3,S2
BX	LR

#### Analyze the measured execution times and source code to determine:

Half word address = XXX1 penalty:	201 cycles/instruction
Full word address = XX01 penalty:	301 cycles/instruction
Full word address = XX10 penalty:	201 cycles/instruction
Full word address = XX11 penalty:	301 cycles/instruction
Address dependency penalty:	400 cycles/instruction
Data dependency penalty:	401 cycles/instruction
Maximum VDIV/VSQRT overlap:	16 clock cycles

.rept	100
LDRH	R1,[R0]
.endr	
BX	LR

Click to download

Lab4C-Main.c

#### NoAddressDependency:

HalfWordAccess:

.rept	100
LDR	R1,[R0]
LDR	R2,[R0]
.endr	
DV	I D

#### NoDataDependency:

.rept	100
VADD.F32	S1,S0,S0
VADD.F32	S2,S0,S0
.endr	
VMOV	S1,S0
BX	LR

## ARM Assembly for Embedded Applications

Half Word Access:

Adrs = X...X00: TBD cycles
Adrs = X...X01: TBD cycles
Adrs = X...X10: TBD cycles
Adrs = X...X11: TBD cycles
Adrs = X...X01: TBD cycles
Adrs = X...X00: TBD cycles
Adrs = X...X01: TBD cycles
Adrs = X...X10: TBD cycles
Adrs = X...X11: TBD cycles
Adrs = X...X11: TBD cycles
Adrs = X...X11: TBD cycles
No Dependency: TBD cycles
No Dependency: TBD cycles
No Dependency: TBD cycles
VDIV Overlap: TBD cycles

Lab 4C: Optimization

<sup>&</sup>lt;sup>1</sup> The "TBD's" shown in the figure will be replaced by the cycle counts required to execute the assembly language functions.

<sup>&</sup>lt;sup>2</sup> The VMOV instruction in functions DataDependency and VDIVOverLap are used to force the previous floating-point instruction to complete before executing the BX LR return. The VMOV in NoDataDependency provides measurement consistency.