
AES CryptoCore


Students: Mihai Olaru
Cătălina Sârbu
Teacher: Dan Dobrea



Encryption process

Steps of the encryption process:

1. Expanding the key that results in round keys; (using an algorithm from the main key)
2. Initial round in which the function is executed:
 - AddRoundKey
3. Intermediate rounds containing 4 transformations each:
 - SubBytes: non-linear transformation;
 - ShiftRows: a line transposition;
 - MixColumns: a mix of operations on the column;
 - AddRoundKey;
4. Last Round: containing follow transformations:
 - SubBytes;
 - ShiftRows;
 - AddRoundKey.




Decryption process

In the decryption process the steps are similar to the encryption.

Steps to the decryption process:


1. Transformation InvAddRoundKey
2. Transformation InvMixColumns
3. Transformation InvShiftRow
4. InvSubBytes transformation.




AES CryptoCore Design

AES is a symmetric-key block cipher. It is an iterative cipher, which means that both decryption and encryption consist of multiple iterations of the same basic round function. In each round, a different key is generated according to the rounds index.

The structure of Block design is a pipeline architecture with two stages. The implementation is in a non-feedback mode.



System design



AES Verification Environment

For testing each component


a verification environment is built using

SystemVerilog language.


The environment uses lookup-tables

with precalculated values for S-box

and multiplication in GF(2).



WAVEFORM Simulation




Hardware Resources

Digilent Zybo

Digilent Pmod KYPD

Digilent Pmod BLE

Digilent Pmod OLD



Project Status

AES CRYPTO Core -> Verification Process

IP INTEGRATOR -> DOING

UART Transmission -> ToDo

KEY-Configuration and Display using hardware resources -> ToDo

Bluetooth transmission -> ToDo

Bluetooth Receiver application -> ToDo

Task Management

The screenshot displays a Bitbucket Task Management board for a project named "AES-PROJECT". The interface includes a top navigation bar with the project name, a star icon, team information ("Crypto_Team", "Free"), visibility settings ("Team Visible"), a user profile icon, a notification badge with "2", and an "Invite" button. The background of the board features a scenic image of green mountains.

The board is organized into five columns, each with a title and a list of task cards:

- Backlog**:
 - DocLink (1 comment)
 - Algebraic Part from the AES (0/3 progress)
 - Research about other FPGA Implementation
 - + Add another card
- ToDo**:
 - [Encryption] - SubByte - InvSubByte, Basic Modules Design
 - [Encryption] - MixColumn - InvMixColumn Design
 - [Encryption] - SubByte - InvSubByte, Basic Modules Verification TB
 - [Encryption] - Integration of AES Core VE with the top file of AES Core
 - [Encryption] - MixColumn - InvMixColumn, Basic Modules Verification TB
 - [Encryption] - Schedule key
 - + Add another card
- Doing**:
 - [Verification Environment] - AES Core with SystemVerilog
 - [Encryption] - IP Integrator
 - + Add another card
- Review**:
 - [Encryption] - SubBytes Step (5/5 progress)
 - [Encryption] - MixColumn - InvMixColumn Documentation
 - + Add another card
- Done**:
 - [Encryption] - SubByte - InvSubByte, Basic Modules Implementation
 - [Encryption] - MixColumn - InvMixColumn, Basic Modules Implementation
 - Structure of Rijndael
 - [Encryption] - Schedule Key Generation
 - + Add another card

Each task card includes a progress bar at the top, a title, and a user profile icon at the bottom right. The "Review" column also shows a "5/5" status next to the first card.

Conclusion

AES CryptoCore provides Real-Time Encryption/Decryption.

The algorithm can be implemented with very high throughputs in modern ASIC or FPGA technology.

Symmetric Encryption with today's ciphers is extremely fast.

In this project, AES CryptoCore is used to provide a secure Bluetooth Transmission.