set target library [list ./db/saed90nm typ ht.db] set symbol_library [list ./db/saed90nm_typ ht.sdb] set synthetic library /opt/CAD/Synopsys/Current/Synthesis/libraries/syn/dw foundation.sldb set link library [concat \$link library \$synthetic library \$target library] set synthetic library /opt/CAD/Synopsys/Current/Synthesis/libraries/syn/dw foundation.sldb set link library [concat \$link library \$synthetic library \$target library] set synthetic library /opt/CAD/Synopsys/Current/Synthesis/libraries/syn/dft jtag.sldb set link library [concat \$link library \$synthetic library \$target library] read verilog ./src/gcd bsd.v read verilog ./src/TOP.v set current design TOP link set dft signal -view existing dft -type ScanClock -port CLK -timing [list 45 55] read pin map ./src/pin.txt #assigns the location of the pin(pin #structure) set dft signal -view spec -type TCK -port TCK set dft signal -view spec -type TDI -port TDI set dft signal -view spec -type TDO -port TDO set_dft_signal -view spec -type TMS -port TMS set dft signal -view spec -type TRST -port TRST #the hook up pin connects the TDI chain to the test si set dft signal -view spec -type tdi -hookup_pin core/test si # the hook up pin connects the test_so to tdo type pins set dft signal -view spec -type tdo -hookup pin core/test so set_dft_signal -view spec -type bsd_shift_en -hookup_pin core/test_se set dft signal -view spec -type capture clk -hookup pin core/clk set scan path STT REG -class bsd -view spec -hookup {BSR SI BSR SO core/test si core/test so core/test se core/clk} -exact length 34 #assigns the scan chain length create clock CLK -period 100 -waveform {0 50} set bsd configuration -ir width 4 #sets instruction register length #these commands set the instruction value for each operation set bsd instruction -view spec [list EXTEST] -code [list 0000] -req BOUNDARY set bsd instruction -view spec [list SAMPLE] -code [list 0100] -req set bsd instruction -view spec [list PRELOAD] -code [list 0100] -req BOUNDARY set bsd instruction -view spec [list BYPASS] -code [list 1111] -req set bsd instruction -view spec [list CLAMP] -code [list 0010] -reg set bsd instruction SCANCH -register STT REG -code 1101

set link library ./db/saed90nm typ ht.db

set bsd compliance -name P1 -pattern {TEST SE 1 RST 0} #sets unique identification code for the chip set bsd instruction IDCODE -register DEVICE ID -code 0111 -set_dft_configuration -bsd enable -scan disable preview dft #insert jtag..includes compile insert dft #Compliance checking check bsd -verbose #Generate bsdl file write bsdl -out ./src/TOP bsd.bsdl #Generate bsd patterns create_bsd patterns -type all write test -format stil testbench -output ./src/bsd_patterns # generate verilog TAP testbench write_test -format verilog -output ./src/BSD tb.v #write out jtag-inserted netlist write -format ddc -hierarchy -output ./src/TOP_bsd.ddc change names -rules verilog -hier write -format verilog -hierarchy -output ./src/TOP bsd.v

Schematic after combining Boundary Scan with internal Scan Chain:

