## Collapsed Stuck Fault Summary Report

Fault class	code	#faults
Detected Possibly detected Undetectable ATPG untestable	DT PT UD AU	25228 0 6
Not detected Total faults Test coverage	ND 	0  25235 100.00%

Phase 3: Standard boundary scan design

We need to write the top module in order to generate the frame as shown and the script **phase3.tcl** will insert the TAP controller with standard instructions EXTEST, SAMPLE, PRELOAD & BYPASS.




Figure 1 - BSD Ready Design




Figure 2 TAP Inserted Design

## Top.v

```
module TOP (CLK, RESET, M PLICAND, M PLIER, PRODUCT, TEST SI, TEST SO,
          TEST SE, TCK, TRSTN, TDI, TMS, TDO);
output [63:0] PRODUCT;
input [31:0] M PLICAND;
input [31:0] M PLIER;
input CLK, RESET, TEST SI, TEST SE;
output TEST SO;
//boundry scan ports
input TCK, TDI, TRSTN, TMS;
output TDO;
wire [63:0] product;
wire [31:0] m plicand;
                                                                  m-plicand (30)
                                                     14-PL104LD[30]
wire [31:0] m plier;
wire clk, reset, test si, test se;
wire test so;
GTECH INBUF U1 ( .PAD IN(RESET), .DATA_IN(reset) );
GTECH INBUF U2 ( .PAD IN(CLK), .DATA_IN(clk) );
GTECH INBUF U3 ( .PAD IN(TCK));
GTECH INBUF U4 ( .PAD IN(TRSTN));
GTECH INBUF U5 ( .PAD IN(TDI));
GTECH_INBUF U6 ( .PAD_IN(TMS));
GTECH INOUTBUF U7 ( .PAD INOUT (TDO));
GTECH_INBUF U8 ( .PAD_IN(TEST_SI), .DATA_IN(test_si) );
GTECH INBUF U9 ( .PAD_IN(TEST_SE), .DATA_IN(test_se) );
GTECH OUTBUF U10 ( .PAD_OUT(TEST_SO), .DATA_OUT(test so));
// inserting buffer for 32-bit input m plicand Jin Pin +XT
GTECH INBUF U11 ( .PAD_IN(M PLICAND[0]), .DATA_IN(m plicand[0]) );
GTECH INBUF U12 ( .PAD_IN(M_PLICAND[1]), .DATA_IN(m_plicand[1]) );
GTECH INBUF U13 ( .PAD_IN(M_PLICAND[2]), .DATA_IN(m plicand[2]) );
GTECH INBUF U41 ( .PAD_IN(M PLICAND[30]), .DATA_IN(m plicand[30]) );
GTECH INBUF U42 ( .PAD IN (M PLICAND[31]), .DATA IN (m plicand[31]) );
// inserting input buffer for 32-bit input m plier
GTECH_INBUF U43 ( .PAD_IN(M_PLIER[0]), .DATA IN(m plier[0]) );
GTECH INBUF U44 ( .PAD IN(M PLIER[1]), .DATA IN(m plier[1]) );
GTECH INBUF U45 ( .PAD_IN(M_PLIER[2]), .DATA_IN(m_plier[2]));
GTECH INBUF U73 ( .PAD IN(M PLIER[30]), .DATA_IN(m_plier[30]) );
GTECH INBUF U74 ( .PAD IN(M PLIER[31]), .DATA IN(m plier[31]) );
```

```
// inserting output buffer for 64-bit input m plicand
GTECH OUTBUF U75 (.PAD OUT (PRODUCT [63]), .DATA OUT (product [63]));
GTECH OUTBUF U76(.PAD OUT(PRODUCT[62]), .DATA OUT(product[62]));
GTECH OUTBUF U77(.PAD OUT(PRODUCT[61]), .DATA OUT(product[61]));
GTECH OUTBUF U136 (.PAD OUT(PRODUCT[2]), .DATA OUT(product[2]));
GTECH OUTBUF U137(.PAD OUT(PRODUCT[1]), .DATA OUT(product[1]));
GTECH OUTBUF U138(.PAD OUT(PRODUCT[0]), .DATA OUT(product[0]));
booth4 mult multiplier core
(.product(product),.m plicand(m plicand),.m plier(m plier),
.clk(clk),.reset(reset),.test si(test si),.test se(test se),
.test so(test so));
endmodule
Pin mapping file: pin.txt
PACKAGE=my package;
PORT= CLK, PIN=P1;
PORT= RESET, PIN=P2;
PORT= M_PLICAND[0], PIN=P3;
PORT= M PLICAND[1], PIN=P4;
PORT= M PLICAND[30], PIN=P33;
PORT= M PLICAND[31], PIN=P34;
PORT= M PLIER[0], PIN=P35;
PORT= M PLIER[1], PIN=P36;
PORT= M PLIER[30], PIN=P65;
PORT= M PLIER[31], PIN=P66;
```

PORT= PRODUCT[0], PIN=P67;
PORT= PRODUCT[1], PIN=P68;

PORT= PRODUCT[61], PIN=P128;
PORT= PRODUCT[62], PIN=P129;
PORT= PRODUCT[63], PIN=P130;

PORT= TEST\_SI, PIN=P131; PORT= TEST\_SO, PIN=P132; PORT= TEST\_SE, PIN=P133; PORT= TRSTN, PIN=P134; PORT= TDO, PIN=P135;

```
PORT= TDI, PIN=P136;
PORT= TMS, PIN=P137;
PORT= TCK, PIN=P138;
```

## Script for inserting Boundary Scan cells: phase3.tcl

```
#----- SET VARIABLES FOR BOUNDARY SCAN INSERTION -
set link library /home/kethinpr/VTV-1/saed90nm typ.db
set target_library [list /home/kethinpr/VTV-1/saed90nm typ.db]
set synthetic library
/opt/CAD/Synopsys/Current/Synthesis/libraries/syn/class.sdb
set link_library [concat $link library $synthetic library
$target library]
set synthetic library
/opt/CAD/Synopsys/Current/Synthesis/libraries/syn/dw foundation.sldb
set link library [concat $link library $synthetic library
$target library]
set synthetic library
/opt/CAD/Synopsys/Current/Synthesis/libraries/syn/dft jtag.sldb
set link library [concat $link library $synthetic library
$target library]
# Read in top-level design
read_verilog /home/kethinpr/VTV-1/multiplier scan.v
read verilog /home/kethinpr/VTV-1(top.v
set current design TOP
link
set fix multiple port nets -all -buffer_constants
set dft signal -view existing dft -type ScanClock -port CLK -timing
[list 45 55]
#---- dont_touch CORE and pads
set dont touch [get designs booth4_mult*]
set dont touch [list GTECH INBUF GTECH INOUTBUF GTECH OUTBUF]
#----- SET VARIABLES FOR TAP CONTROLLER -
#---read pin map for BSR cell order
read pin map /home/kethinpr/VTV-1/pin.txt
set dft signal -view spec -type TCK -port TCK
set dft signal -view spec -type TDI -port TDI
set dft signal -view spec -type TDO -port TDO
set dft signal -view spec -type TMS -port TMS
set dft signal -view spec -type TRST -port TRSTN
```