








The internal buffer can hold 128 4-byte entries = 512 bytes  
[0] is tile #  
[1] is attributes (flags, palette...)  
[2] is Y pos  
[3] is X pos

The two smaller RAM blocks are the active sprite lists  
When one is used for rendering, the other is filled


This chip DMA's the main work RAM to its internal buffer once per frame, and does Y matching to build active sprite lists each scanline.

During rendering, the tile #, attributes and X pos bytes are output all at the same time (pipelines are used) for the external circuitry to fill the line buffers with the right pixels.






Active list selection for rendering  
and x position byte output to POS pins



Active list attribute byte to ATR pins delay x1



Active list tile # byte to CHR pins delay x2

